Efficient error-cancelling algorithmic ADC
نویسندگان
چکیده
An algorithmic ADC that is insensitive to capacitor mismatch and finite opamp gain and offset is described. Using the differential sampling scheme with the correlated double sampling (CDS) technique together, the virtually errorfree and fast multiply-by-two operation is obtained for the proposed ADC. For an N-bit converter, a new output word is obtained every 4N clock periods, and this represents a significant improvement in conversion speed (or efficiency) in comparison to the latest work to achieve the same error compensation. Thus it can be used in the applications which require low-cost medium-speed and high-resolution A/D conversion.
منابع مشابه
Design and Implementation of Offset Error Cancelling Using High Speed Flash Adc
The performance of Flash Analogto-Digital converter is greatly influenced by the choice of Comparator and Thermometer-toBinary encoder design. The work describes the design and pre-simulation of a , 3bit and an 4bit analog to digital converter for low power CMOS. It requires 2-1 comparators, an encoder to convert thermometer code to binary code. The design is simulated in cadence environment us...
متن کاملDigital Background-Calibration Algorithm for "Split ADC" Architecture
The “split ADC” architecture enables continuous digital background calibration by splitting the die area of a single ADC design into two independent halves, each converting the same input signal. The two independent outputs are averaged to produce the ADC output code. The difference of the two outputs provides information for a background-calibration algorithm. Since both ADCs convert the same ...
متن کاملParallel Genetic Algorithm Using Algorithmic Skeleton
Algorithmic skeleton has received attention as an efficient method of parallel programming in recent years. Using the method, the programmer can implement parallel programs easily. In this study, a set of efficient algorithmic skeletons is introduced for use in implementing parallel genetic algorithm (PGA).A performance modelis derived for each skeleton that makes the comparison of skeletons po...
متن کاملDeveloping Model-Based Design Evaluation for Algorithmic A/D Converters
In this paper we propose a novel Design Evaluation concept suitable for Nyquist-rate A/D converters employing the recently introduced technique of LEMMA (Linear Error Mechanism Modeling Algorithm). The core of our methodology is a root-cause identification of the error sources present in the ADC structure, evaluating the performance degradation by static non-linearity in a series of consecutive...
متن کاملFault Detection in Algorithmic Adc Monitoring Dynamic Current in Si Converters and Charge in Sc Converters
Fault detection in analog to digital converters is a difficult task that can been enhanced with the application of Built-in Sensors. The special capability of dynamic current sensors, that include the capability to process the highest frequency components in the dynamic power supply current, to detect fault in SI algorithmic analog to digital converter, with a relative reduce area increments in...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2000