A Programmable Decoder for LDPC Convolutional Codes: From Graph Properties to Hardware Realization
نویسندگان
چکیده
This contribution aims at unveiling the properties of the Tanner graphs underlying LDPC convolutional codes that can be used for efficient decoder implementations. We will also shown an implementation example of a simple programmable architecture that was obtained applying these graph properties.
منابع مشابه
Fully programmable LDPC decoder hardware architectures
In recent years, the amount of digital data which is stored and transmitted for private and public usage has increased considerably. To allow a save transmission and storage of data despite of error-prone transmission media, error correcting codes are used. A large variety of codes has been developed, and in the past decade low-density parity-check (LDPC) codes which have an excellent error cor...
متن کاملDesign of Generalized LDPC Codes and their Decoders
We first consider the design of generalized LPDC (G-LDPC) codes with recursive systematic convolutional (RSC) constraint nodes in place of the standard single parity check constraint nodes. Because rate-1/2 RSC nodes lead to low-rate G-LDPC codes, we consider high-rate tail-biting RSC nodes for which Riedel’s APP-decoder based on the reciprocal-dual code trellis becomes necessary. We present th...
متن کاملOn Generalized LDPC Codes and Their Decoders
We first consider the design of generalized LPDC (G-LDPC) codes with recursive systematic convolutional (RSC) constraint nodes in place of the standard single parity-check constraint nodes. Because rate-1/2 RSC nodes lead to low-rate G-LDPC codes, we consider high-rate tail-biting RSC nodes for which Riedel’s APP-decoder based on the reciprocal-dual code trellis becomes necessary. We then consi...
متن کاملA Flexible LDPC/Turbo Decoder Architecture
Low-density parity-check (LDPC) codes and convolutional Turbo codes are two of the most powerful error correcting codes that are widely used in modern communication systems. In a multi-mode baseband receiver, both LDPC and Turbo decoders may be required. However, the different decoding approaches for LDPC and Turbo codes usually lead to different hardware architectures. In this paper we propose...
متن کاملDesign of Low Density Parity Check Decoder for WiMAX and FPGA Realization
Error detection and correction is one of the most important blocks of a communication system. In order to achieve reliable communication over noisy channels with low power consumption, are used for error correction codes. Parity check codes low density are the most recent error correcting codes and are increasingly popular because of their excellent performance. As the performance of the codes ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007