Phase Noise and Jitter Characterization in Oscillator Applications
نویسنده
چکیده
Recent advancements in communication systems design place strict demand on system timing accuracy. As frequencies approaches 1GHz, and beyond designers are required to pay special attention to timing variations. Jitter has become a familiar parameter to designers as system speeds accelerate. Jitter is usually characterized in the time domain via metrics such as deterministic jitter, random jitter, cycle-cycle jitter, etc. An alternative and more thorough approach to quantifying timing accuracies is through frequency domain analysis techniques. Phase noise, a common metric for RF engineers now find applicability to common designs as the frequencies of operation extend into the gigahertz range. This article discusses the definition and relationship of jitter and phase noise in an oscillator application. Although jitter is the more prevalent metric used today there is a strong interest in being able to provide additional metrics such as phase noise for those applications where ‘noise’ is paramount. Data will be taken with Aeroflex’s PN9000 at 311MHz frequency in support of SONET/SDH OC-192 applications. Jitter and Phase Noise: Jitter and phase noise are just different ways of quantifying the same phenomenon. As an example of this phenomenon, one of the reference clocks of a SERDES to SONET framer is 311MHz. This clock signal at 311MHz will have a period of 3.21 nanoseconds for one complete cycle. Successive cycles of a ‘noise-free’ waveform will measure exactly 3.21 nanoseconds. Unfortunately, ‘noise-free’ waveforms do not exist. As shown in figure 1, there are variations in the ideal timing event of the period which causes uncertainty about when the next edge of the signal will occur. This uncertainty is referred to as jitter or phase noise. Jitter in Time Domain: Jitter is in the time domain and is defined by the ‘deviation of a timing event of a signal from its ideal position.’ Jitter is the convolution of all independent jitter components defined within a Probability Density Function (PDF). A PDF in simplest terms describes the feasibility of a given measurement relative to all other possible measurements to fall within the known region and is typically represented by a normalized histogram. Jitter includes contributions from both deterministic and random elements. Deterministic Jitter: Is a non-Gaussian PDF and is characterized by a bounded peakpeak value that cannot be statistically analyzed. Figure 1. Waveform Timing Variations There are various sources of deterministic jitter. The following are the most prominent; • Crosstalk; This occurs when incremental inductance from one conductor (signal line) converts induced magnetic field from an adjacent signal line into induced current. This induced current results in either an increase or decrease in voltage resulting in jitter. • Electromagnetic Interference (EMI) radiation; EMI sources include power supplies, AC power lines, and RF-signal sources. Like crosstalk, a noise current is induced on the timing signal path thereby modulating the voltage level of the time signal. • Inter-Symbol Interference (ISI) has two contributors; o Simultaneous switching; This can induce current spikes on power and ground planes, creating an opportunity for shifting of the threshold voltage levels. o Reflections in transmission lines; Causes ISI by changing where the edges occur. A reflection will cause energy to flow back through a conductor that sum with the original signal. This can cause an amplitude change that is different for each conductor in differential pairs creating a time variation in the crossing points, therefore introducing a certain amount of jitter. Random Jitter: Is characterized by a Gaussian distribution and assumed to be unbounded. As a result it generally affects long-term device stability. This long-term device stability is a result of thermal vibrations of semiconductor crystal structure causing mobility to vary depending upon the instantaneous temperature of the material. Additionally, imperfections to semiconductor process variation such as non-uniform doping density all are contributors to random jitter. Because random jitter is Gaussian in nature, the distribution is quantified by the standard deviation or 1σ and mean (μ) as shown in figure 2. This normal distribution yields two common jitter specifications; • Root Mean Squared (RMS) jitter; or the value of one standard deviation of the normal distribution. Since this changes very little as the number of samples increases, it is a more meaningful measurement. However, it is only valid in pure Gaussian distributions. If any deterministic jitter exists in the distribution, the use of 1-sigma based on the entire jitter histogram for the estimation of probability of occurrence is invalid. • Peak-to-peak jitter; or the distance from the smallest to the largest measurement on the normal curve. In most circuits, this value increases with the number of samples taken and can theoretically reach to infinity.
منابع مشابه
Dual Phase Detector Based Delay Locked Loop for High Speed Applications
In this paper a new architecture for delay locked loops will be presented. One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...
متن کاملPhase Noise and Jitter
Phase noise and jitter are two related quantities associated with a noisy oscillator. Phase noise is a frequency-domain view of the noise spectrum around the oscillator signal, while jitter is a timedomain measure of the timing accuracy of the oscillator period. This paper discusses the relationship between phase noise and jitter in free-running oscillators. The reader is referred to three othe...
متن کاملA Phase Noise Reduction Technique in LC Cross-coupled Oscillators with Adjusting Transistors Operating Regions
In this paper, an intuitive analysis of a phase noise reduction technique is done, and then a modified structure is proposed to achieve higher phase noise reduction than the original one. This method reduces the impact of noise sources on the phase noise by decreasing closed-loop gain in zero-crossings points and moving this high closed-loop gain to the non-zero-crossings points. This reduction...
متن کاملOptimal loop bandwidth design for low noise PLL applications
| This paper presents a salient method to nd an optimal bandwidth for low noise phase-locked loop (PLL) applications by analyzing a discrete-time model of charge-pump PLLs based on ring oscillator VCOs. The analysis shows that the timing jitter of the PLL system depends on the jitter in the ring oscillator and an accumulation factor which is inversely proportional to the bandwidth of the PLL. F...
متن کاملMonolithic Low Phase Noise Oscillators for Moderate Frequency Applications
Low noise oscillators are critical building blocks in a wide range of commercial electronics. Increased levels of integration have created a strong need for integrated oscillator solutions despite generally inferior noise performance. The development of non-linear noise models that can accurately and efficiently predict noise in ring oscillators aids designers in optimizing noise performance in...
متن کاملA Low Jitter Vco and Frequency Divider for Frequency Synthesizer Applications
Timing information in the form of clock or oscillator signals play a critical role in most modern applications. The timing jitter or uncertainty in the timing information presents a serious limitation in the achievable system performance. For instance, timing errors can degrade the signal-to-noise ratio (SNR) of an A/D converter, limit the speed of a digital I/O interface or the bit error rate ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2010