Random Telegraph Noise in 30 nm FETs with Conventional and High-κ Dielectrics

نویسندگان

  • ANGELICA LEE
  • ANDREW R. BROWN
چکیده

The magnitude of fractional current variation in ultra-small (30 nm channel length) MOSFETs due to single charge trapping-detrapping events at any position within the gate dielectric is studied using numerical simulation. These random telegraph signals in the drain current indicate the amplitude of low frequency MOSFET noise. Simulations are performed for realistic devices with poly-silicon gates subject to poly-silicon depletion, and for both SiO2 and HfO2 as dielectric materials.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Circuit Analysis and Defect Characteristics Estimation Method Using Bimodal Defect-Centric Random Telegraph Noise Model

We propose circuit analysis and defect characteristics estimation methods using the bimodal RTN (random telegraph noise) model of the defect-centric distribution. The bimodal model takes into account the defect characteristics of both high-k and interface layers in gate dielectrics on a 40 nm SiON process, whereas the conventional unimodal model fails to replicate the effects of RTN on the proc...

متن کامل

Characterization of Random Telegraph Noise in Scaled High-κ/Metal-gate MOSFETs with SiO2/HfO2 Gate Dielectrics

In the paper, random telegraph noise (RTN) in high-κ/metal-gate MOSFETs is investigated. The RTN in high-κ MOSFETs is found different compared to that in SiON MOSFETs, and faces challenges in characterization. Therefore, the characterization method is improved based on clustering and Hidden Markov Model, which greatly enhances the ability to extract RTN with non-negligible “ghost noise” in high...

متن کامل

High - κ dielectrics for advanced carbon - nanotube transistors and logic gates

H igh-κdielectrics have been actively pursued to replace SiO 2 as gate insulators for silicon devices 1. The relatively low κ of SiO 2 (at 3.9) limits its use in transistors as gate lengths scale down to tens of nanometres. High-κ gate insulators afford high capacitance without relying on ultra-small film thickness, thus allowing for efficient charge injection into transistor channels and meanw...

متن کامل

Uniform Growth of Sub-5-Nanometer High-κ Dielectrics on MoS2 Using Plasma-Enhanced Atomic Layer Deposition.

Regardless of the application, MoS2 requires encapsulation or passivation with a high-quality dielectric, whether as an integral aspect of the device (as with top-gated field-effect transistors (FETs)) or for protection from ambient conditions. However, the chemically inert surface of MoS2 prevents uniform growth of a dielectric film using atomic layer deposition (ALD)-the most controlled synth...

متن کامل

Replication of Random Telegraph Noise by Using a Physical-Based Verilog-AMS Model

As device sizes are downscaled to nanometer, Random Telegraph Noise (RTN) becomes dominant. It is indispensable to accurately estimate the effect of RTN. We propose an RTN simulation method for analog circuits. It is based on the charge trapping model. The RTN-induced threshold voltage fluctuation are replicated to attach a variable DC voltage source to the gate of a MOSFET by using Verilog-AMS...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005