StrongARM: A High-Performance ARM Processor
نویسندگان
چکیده
Rich Witek and James Montanaro Digital Equipment Corporation A 32-bit 162MHzl215MHz custom VLSI ARM(tm) microprocessor is described. The chip contains two 16Kbyte, 32-way set associative caches for instructions and data. The 2.1M transistor chip is fabricated in a 2.OV, 0.3.5~, 34ayer metal CMOS process. It dissipates OSW at 162MHzlI Sv and 1.1 W at 215MHzf2.0~
منابع مشابه
Modeling Microarchitectural Performance using Metropolis: Final Project Report
This report summarizes the results from our 4 year SRC project. It focuses on our processor modeling and performance backwards annotation work, and the work going forward. These models consist of SystemC based modeling of a MIPS microarchitecture, higher level models using Kahn Process Networks [KPN] to model the StrongARM and XScale ARM Microarchitectures, and an Instruction Set Encoding descr...
متن کاملFormal Verification of an ARM Processor
This paper presents a detailed description of the application of a formal verification methodology to an ARM processor. The processor, a hybrid between the ARM7 and the StrongARM processors, uses features such as a 5-stage instruction pipeline, predicated execution, forwarding logic and multi-cycle instructions. The instruction set of the processor was defined as a set of abstract assertions. A...
متن کاملFast Address-Space Switching on the StrongARM SA-1100 Processor
The StrongARM SA-1100 is a high-speed low-power processor aimed at embedded and portable applications. Its architecture features virtual caches and TLBs which are not tagged by an address-space identifier. Consequently, context switches on that processor are potentially very expensive, as they may require complete flushes of TLBs and
متن کاملModeling Microarchitectural Performance using YAPI and Metropolis: An ARM Case Study
Here we discuss our use of process networks within the metropolis design framework to model microarchitectural performance. We review our modeling techniques, and lay out how they were applied in concert with an Instruction Set Simulator (ISS) to model the performance of the StrongARM SA-110 and the XScale PCA-255 embedded ARM microprocessors. The results are simple models that are highly retar...
متن کاملOptimization of portable system architecture for real-time 3D graphics
The optimal architecture of personal digital assistants (PDA) system for real-time 3D graphics was analyzed by simulating the 3D applications on the various Advanced RISC Machines (ARM) processor platforms. Simulation results show that for 256x256 screen resolution, even the performance of 200MHz StrongARM with 160MHz floating point unit (FPU) shows only 1.78 % of the requirement of full 3D pip...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1996