Generating Formal Models for Real-Time Verification by Exact Low-Level Runtime Analysis of Synchronous Programs
نویسندگان
چکیده
Synchronous programming languages are well-suited for the implementation and verification of real-time systems. The main benefit for the estimation of real-time constraints is thereby that the macro steps provided by synchronous programs can be directly used for runtime analysis: If synchronous circuits are generated from these descriptions, the macro steps are implemented by combinatorial circuits, and if software is generated, they correspond to basic building blocks that do not contain loops. In this paper, we describe methods to generate timed transitions systems from a synchronous program by taking the final architecture into account. For software synthesis, this requires to consider different microprocessors and compilers, and for hardware synthesis, this requires to consider a hierarchy of clocks to optimize the clock speed.
منابع مشابه
Specification, modelling, verification and runtime analysis of real time systems
ion Techniques Exact Low-Level Runtime Analysis High-Level Real-Time Formal Model Low-Level Real-Time Formal Model High-Level Real-Time Verification Low-Level Real-Time Verification Exact High-Level WCET/BCET Analysis Executable Code Exact Low-Level WCET/BCET Analysis Figure 1.2: : A Formal Framework for the Specification, Modelling, Verification and Runtime Analysis of Real-Time Systems
متن کاملFormal Verification of Numerical Programs: From C Annotated Programs to Mechanical Proofs
Numerical programs may require a high level of guarantee. This can be achieved by applying formal methods, such as machine-checked proofs. But these tools handle mathematical theorems while we are interested in C code, in which numerical computations are performed using floating-point arithmetic, whereas proof tools typically handle exact real arithmetic. To achieve this high level of confidenc...
متن کاملFormal verification of automatically generated C-code from polychronous data-flow equations
Synchronous data-flow languages are used as design approaches in developing embedded and critical real-time systems in which synchronous programs are verified by applying formal verification. In a synchronous design approach, transformation and optimization are used to transform synchronous programs and generate general purpose executable code. The incorrectness of the transformations make the ...
متن کاملFormalization and Correctness of the PALS Pattern for Asynchronous Real-Time Systems
Due to physical requirements, what in essence and at a higher level of abstraction is a logically synchronous real-time system has to be often realized as a distributed, asynchronous system. Getting asynchronous real-time systems right is a very error prone and labor-intensive task. The Physically Asynchronous Logically Synchronous (PALS) architectural pattern can greatly reduce the design and ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003