A Novel PLL Architecture
نویسندگان
چکیده
A novel Phase-Locked Loop scheme is proposed in this paper, whose main distinguishing features are infinite hold-in range, pull-out range fractionally constant and also a ripple fractionally constant. To this end, it incorporates a variable gain amplifer and a frequency tunable loop filter. The driving application is the on-chip automatic tuning of slave filters, although the PLL architecture can be employed in many other applications.
منابع مشابه
Phase Frequency Detector Using Transmission Gates for High Speed Applications
In this paper a new phase-frequency detector is proposed using transmission gates which can detect phase difference less than 500ps. In other word, the proposed Phase-frequency Detector (PFD) can work in frequencies higher than 1.7 GHz, whereas a conventional PFD operates at frequencies less than 1.1 GHz. This new architecture is designed in TSMC 0.13um CMOS Technology. Also, the proposed PFD a...
متن کاملNonlinear optimized Fast Locking PLLs Using Genetic Algorithm
Abstract— This paper presents a novel approach to obtain fast locking PLL by embedding a nonlinear element in the loop of PLL. The nonlinear element has a general parametric Taylor expansion. Using genetic algorithm (GA) we try to optimize the nonlinear element parameters. Embedding optimized nonlinear element in the loop shows enhancements in speed and stability of PLL. To evaluate the perform...
متن کاملComparative Study of PLL, DDS and DDS-based PLL Synthesis Techniques for Communication System
The phase locked loop(PLL) has been widely used in wireless communication systems due to the high frequency resolution and the short locking time. The Direct Digital Synthesis(DDS) is also an emerging and maturing signal generation technology. But another advanced technique in which, DDS signal is mixed with the voltage-control oscillator output in the PLL feedback path. This solution helps in ...
متن کاملDual Loop PLL for a Radio Frequency Transceiver
In this paper, a high frequency dual PLL for a radio frequency transceiver is proposed. This new PLL architecture, which relaxes the trade off design constrains, consists in two PLL loops that drive the same VCO. The first loop has a high current charge pump that drives the high gain VCO side and is aimed to improve the settling time performance. The second loop has a low current charge pump th...
متن کاملLow-noise and high-frequency clock generation core for VLSI CMOS integration
A new phase-lock loop architecture is proposed to be used as a low-noise and high-frequency clock generation core for VLSI CMOS integration. The novel PLL architecture includes two charge pumps and an active loop filter architecture to implement a dual capacitance multiplication effect, which allows for the implementation of very large loop filter capacitors with very small silicon area. This n...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2000