SYNTHESIS OF ARITHMETIC CIRCUITS FPGA, ASIC, and Embedded Systems
نویسندگان
چکیده
منابع مشابه
High-Level Synthesis under Fixed-Point Accuracy Constraint
Implementing signal processing applications in embedded systems generally requires the use of fixed-point arithmetic. The main problem slowing down the hardware implementation flow is the lack of high-level development tools to target these architectures from algorithmic specification language using floating-point data types. In this paper, a new method to automatically implement a floating-poi...
متن کاملModular approach for an ASIC integration of electrical drive controls
VLSI circuits design allows today to consider new modes of implementation for electrical controls. However, design techniques require an adaptation effort that few designers, too accustomed to the software approach, provide. The authors of this article propose to develop a methodology to guide the electrical designers towards optimal performances of control algorithms implementation. Thus, they...
متن کاملASIC Design of Butterfly Unit Based on Non-Redundant and Redundant Algorithm
Fast Fourier Transform (FFT) processors employed with pipeline architecture consist of series of Processing Elements (PE) or Butterfly Units (BU). BU or PE of FFT performs multiplication and addition on complex numbers. This paper proposes a single BU to compute radix-2, 8 point FFT in the time domain as well as frequency domain by replacing a series of PEs. This BU comprises of fused floating ...
متن کاملDynamically Co-synthesis of H/w & S/w and Optimization in Reconfigurable Embedded System
Field Programming Gate Array (FPGA) play an important role in reconfigurable computing. Reconfigurable computing has been used to build reconfigurable embedded system. Reconfigurable embedded System is dynamically changing in the hardware circuit at runtime with the reconfigurable characteristic of Programmable Logic Devices like FPGA, to give the system advantages in both hardware and software...
متن کاملImplementation and Delay Estimation of Concurrent Error Detection Arithmetic Adders Using Hardware Redundancy Based on Dual Rail Encoding
Arithmetic functions are the most used operations in VLSI circuits. So the design of adders with high reliability and speed operation are of major concern in such circuits. This paper presents a methodology for designing totally self-checking Arithmetic adders for VLSI circuits and FPGA implementation using Verilog HDL. It detects the presence of all single stuck-at faults on-line that may occu...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2006