Published at Workshop on Post Binary Ultra-Large Scale Integration (ULSI‘96), Santiago de Compostela A Note on Symbolic Simulation using Decision Diagrams
نویسندگان
چکیده
If Decision Diagrams (DDs) are used for the representation of the logical behavior of a combinational logic circuit it has to be traversed in topological order. At each gate the corresponding synthesis operation is carried out. This traversal process is called symbolic simulation. Obviously the sequence in which the operations are performed at each gate innuences the number of nodes needed during the computation. In this paper we consider diierent traversal strategies for OBDDs and OMDDs. We compare them by means of experiments.
منابع مشابه
Report on the 29th International Symposium on Multiple-Valued Logic (ISMVL99)
The 29th International Symposium on Multiple-Valued Logic (ISMVL99) was held in Freiburg im Breisgau, Germany, May 20-22, 1999. The Symposium was co-sponsored by the Albert-Ludwigs-Universität Freiburg (or University of Freiburg), and the IEEE Computer Society Technical Committee on Multiple-Valued Logic. Two invited addresses and 42 contributed papers were presented by MVL researchers from aro...
متن کاملElectronic structure of CrN: A comparison between different exchange correlation potentials
A. S. Botana,1,2,* F. Tran,3 V. Pardo,1,2 D. Baldomir,1,2 and P. Blaha3 1Departamento de Fı́sica Aplicada, Universidade de Santiago de Compostela, E-15782 Campus Sur s/n, Santiago de Compostela, Spain 2Instituto de Investigacións Tecnolóxicas, Universidade de Santiago de Compostela, E-15782 Campus Sur s/n, Santiago de Compostela, Spain 3Institute of Materials Chemistry, Vienna University of Tech...
متن کاملBDD Package Based on Boolean NOR Operation
Binary Decision Diagrams (BDDs) are useful data structures for symbolic Boolean manipulations. BDDs are used in many tasks in VLSI/CAD, such as equivalence checking, property checking, logic synthesis, and false paths. In this paper we describe a new approach for the realization of a BDD package. To perform manipulations of Boolean functions, the proposed approach does not depend on the recursi...
متن کاملPreprint from Workshop Notes, International Workshop on Logic Synthesis (IWLS’97), Tahoe City, California, May 19-21, 1997 Functional Simulation using Binary Decision Diagrams
In many veri cation techniques fast functional evaluation of a Boolean network is needed. We investigate the idea of using Binary Decision Diagrams (BDDs) for functional simulation. The area-time trade-o that results from di erent minimization techniques of the BDD is discussed. We propose new minimization methods based on dynamic reordering that allow smaller representations with (nearly) no r...
متن کاملSimultaneous switching noise in on-chip CMOS power distribution networks
Simultaneous switching noise (SSN) has become an important issue in the design of the internal on-chip power distribution networks in current very large scale integration/ultra large scale integration (VLSI/ULSI) circuits. An inductive model is used to characterize the power supply rails when a transient current is generated by simultaneously switching the on-chip registers and logic gates in a...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007