ویراساینس.
سند علمی

IOC-LP: hybrid test data compression/ decompression scheme for low power testing

S. Chun

چکیده

The proposed scheme, called the IOC-LP (input reduction and one block compression for low power test), compresses the test data of scan based SoCs to improve the compression ratio in the ATPG process. It does so by using the modified input reduction and novel techniques, a new scan flip-flop reordering for low power test, the newly proposed one block compression, and a novel reordering algorithm. Unlike previous approaches using the cyclic scan register architecture, the proposed scheme is able to compress original test data and to decompress the compressed test data without the cyclic scan register architecture. Therefore, the proposed method leads to a better compression ratio with lower hardware overhead and lower power consumption than previous works. Experimental results on ISCAS ’89 and ITC ’99 benchmark circuits validated the proposed method.

اسناد مشابه

  • Test data compression and decompression based on internal scan chains and golomb coding - Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on

    سند علمی۲۰۰۱Anshuman Chandra, Krishnendu Chakrabarty

    We present a data compression method and decompression architecture for testing embedded cores in a system-on-a-chip (SOC). The proposed approach makes effective use of Golomb coding and the internal scan chain(s) of the core under test and provides significantly better results t

  • Test data compression and decompression based on internal scanchains and Golomb coding

    سند علمی۲۰۰۲IEEE Trans. on CAD of Integrated Circuits and SystemsAnshuman Chandra, Krishnendu Chakrabarty

    We present a data compression method and decompression architecture for testing embedded cores in a system-on-a-chip (SOC). The proposed approach makes effective use of Golomb coding and the internal scan chain(s) of the core under test, and provides significantly better results

  • Low-power scan testing and test data compression forsystem-on-a-chip

    سند علمی۲۰۰۲IEEE Trans. on CAD of Integrated Circuits and SystemsAnshuman Chandra, Krishnendu Chakrabarty

    Test data volume and power consumption for scan vectors are two major problems in system-on-a-chip testing. Since static compaction of scan vectors invariably leads to higher power for scan testing, the conflicting goals of low-power scan testing and reduced test data volume appe

  • A New Test Data Compression for Low Power Test

    سند علمی۲۰۰۵Sunghoon Chun, Yongjoon Kim, Minjoo Lee, Sungho Kang

    This paper proposes a new test data compression method for low power testing. To improve compression ratio, the proposed scheme uses the modified input reduction and novel techniques, a new scan flip-flop reordering algorithm and a newly proposed one block compression. The propos

  • System-on-a-chip Test Data Compression and Decompression Architectures Based on Golomb Codes 1

    سند علمی۲۰۰۱Anshuman Chandra, Krishnendu Chakrabarty

    We present a new test data compression method and decompression architecture based on variable-to-variable-length Golomb codes. The proposed method is especially suitable for encoding precomputed test sets for embedded cores in a system-on-a-chip (SOC). The major advantages of Go

  • A Low Power Test Data Compression Scheme for Scan Test

    مقاله‌ی دسترسی آزاد۲۰۲۲Frontiers in artificial intelligence and applications['Bo Ye', '']

    In this paper, an uncertain state filling method is proposed, which can not only effectively reduce the scan shifting power consumption, but also test time simultaneously for test. This based on threshold algorithm of filling, both weighted transitions metric (WTM) and improve co