A Two - Level Reconfigurable Cell Array for Digital Signal Processing

نویسنده

  • Mitchell John Myjak
چکیده

iv

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Two-Level Reconfigurable Architecture for Digital Signal Processing

This paper describes a novel reconfigurable architecture for digital signal processing (DSP). The architecture consists of a two-level array of cells and interconnections. DSP algorithms are divided into 4-bit units and mapped onto the first level of cells. Each cell uses a 4x4 matrix of small elements to implement the basic operations required by the algorithm. Cells also contain pipeline latc...

متن کامل

Design and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL

A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...

متن کامل

TDL-based Wideband Beamforming for Radio Sources Close to the Array Endfire

Uniform linear array (ULA)-based tapped-delay line (TDL) structure has good performance metrics when the signal sources are located at the middle angles. It offers poor performance when the signal sources are close to the array endfire. In this paper, a new approach is proposed which offers higher performance and desired beamforming on TDL structure when the wideband uncorrelated radio sources ...

متن کامل

A Reconfigurable Digital Decimation Filter Design for a Cascade 2-2 Sigma-Delta Analog-to-Digital Converter

This paper presents a reconfigurable digital design of filtering and decimation for a cascade 2-2 sigmadelta ( ) analog-to-digital converter (ADC). The ADC reconfigures its MASH (Multi-Stage-NoiseShaping) topology and building blocks in order to adapt the bandwidth requirements to diverse standard specifications. This reconfigurable design is composed by a logic cancellation of the total first ...

متن کامل

Quantization Analysis for Reconfigurable Phased Array Beamforming

In reconfigurable phased array radars beamforming is performed in the digital domain. Digital implementation can be carried out using finite precision and infinite precision representation of the phased array signal. We consider finite precision representation, since it takes considerably less implementation resources compared with the infinite case. In this paper we analyze quantization effect...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004