Interconnect planning with local area constrained retiming - Design, Automation and Test in Europe Conference and Exhibition, 2003

نویسندگان

  • Ruibing Lu
  • Cheng-Kok Koh
چکیده

We present a framework that considers global routing, repeater insertion, and flip-flop relocation for early interconnect planning. We formulate the interconnect retiming and flip-flop placement problem as a local area constrained retiming problem and solve it as a series of weighted minimum area retiming problems. Our method for early interconnect planning can reduce and even avoid design iterations between physical planning and high level designs. Experimental results show that our method can reduce the number of area violations by an average of 84% in a single interconnect planning step.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Consequences of RAM bitline twisting for test coverage - Design, Automation and Test in Europe Conference and Exhibition, 2003

In order to reduce coupling effects between bitlines in static or dynamic RAMs, bitline twisting can be used in the design. For testing, however, this has consequences for the to-be-used data backgrounds. A generic twisting scheme is introduced and the involved fault models are identified. 1 Formal twisting notation Twisting can be defined as the local reordering of parallelrunning interconnect...

متن کامل

A P1500-compatible programmable BIST approach for the test of embedded flash memories - Design, Automation and Test in Europe Conference and Exhibition, 2003

In this paper we present a microprocessor-based approach suitable for embedded flash memory testing in a System-on-achip (SOC) environment. The main novelty of the approach is the high flexibility, which guarantees easy exploitation of the same architecture to different memory cores. The proposed approach is compatible with the P1500 standard. A case study has been developed and demonstrates th...

متن کامل

Model reduction in the time-domain using laguerre polynomials and krylov methods - Design, Automation and Test in Europe Conference and Exhibition, 2002. Proceedings

We present a new passive model reduction algorithm based on the Laguerre expansion of the time response of interconnect networks. We derive expressions for the Laguerre coefficient matrices that minimize a weighted square of the approximation error, and show how these matrices can be computed efficiently using Krylov subspace methods. We discuss the connections between our method and other meth...

متن کامل

Report on DATE 2017 in Lausanne

Dr. Doug Burger from Microsoft, who talked about “A New Era of Hardware Microservices in the Cloud.” In addition, a keynote lecture by Prof. Giovanni De Micheli (Professor at EPFL and Director of Nano-Tera.ch) was given on “Distributed Systems for Health and Environmental Monitoring” within the Nano-Tera.ch initiative. On the same day, an Executive Panel Session and three Innovative Technologie...

متن کامل

Avoiding Message-Dependent Deadlock in Network-Based Systems on Chip

ion, and flexible network configuration,” IEEE Trans-actions on Computer-Aided Design of Integrated Circuits andSystems, vol. 24, no. 1, pp. 4–17, 2005.[4] M. Sgroi, M. Sheets, A. Mihal, et al., “Addressing the system-on-a-chip interconnect woes through communication-baseddesign,” in Proceedings of the 38th Design Automation Confer-ence (DAC ’01), pp. 667–672, Las Vegas,...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003