Fault Tolerant Fpga Using Redundant Columns

Neeraj Goel; Kolin Paul

سند علمی

Fault Tolerant Fpga Using Redundant Columns

Neeraj Goel, Kolin Paul

چکیده

Fault tolerance techniques are important to increase the yield of the VLSI chips in advanced fabrication technologies. In regular structure like FPGA, redundancy is commonly used for fault tolerance. Most of the techniques found so far in literature talks about software based change in configuration data. Here in this work we present a solution in which configuration bit stream of FPGA is changed by a hardware controller that is present on the FPGA chip itself. The technique uses redundant columns for replacing faulty cells. Two variation of the technique is presented and thereafter a qualitative analysis of the tradeoffs is done.

اسناد مشابه

Synthesis of k-th Order Fault-Tolerant Kinematically Redundant Manipulator Designs using Relative Kinematic Isotropy
سند علمی۲۰۱۱Frank L. Hammond
Fault tolerance has become an essential capability in manipulator design methodologies as robotic manipulation systems are more frequently employed in hazardous environments and on geometrically complex or heavy duty industrial operations, where mechanical joint failures are like
Different-Level Simultaneous Minimization Scheme for Fault Tolerance of Redundant Manipulator Aided with Discrete-Time Recurrent Neural Network
سند علمی۲۰۱۷Front. Neurorobot.Long Jin, Bolin Liao, Mei Liu, Lin Xiao
By incorporating the physical constraints in joint space, a different-level simultaneous minimization scheme, which takes both the robot kinematics and robot dynamics into account, is presented and investigated for fault-tolerant motion planning of redundant manipulator in this p
A self-checking cell logic block for fault tolerant FPGAs
سند علمی۲۰۰۲ISCASSalvatore Pontarelli, Gian-Carlo Cardarilli, A. Leandri, Marco Ottavi
This paper proposes a self-checking Cell Logic Block (CLB) that can be used as building block for on-line testable FPGAs. The proposed cell consists, basically, of a 4 input Look-UpTable @UT) and a D FlipFlop. The CLB is designed using pass-transistor-based multiplerers, either t
Low overhead fault-tolerant FPGA systems
سند علمی۱۹۹۸IEEE Trans. VLSI Syst.John Lach, William H. Mangione-Smith, Miodrag Potkonjak
Fault-tolerance is an important system metric for many operating environments, from automotive to space exploration. The conventional technique for improving system reliability is through component replication, which usually comes at significant cost: increased design time, testi
Lossy Hyperspectral Image Compression on a Reconfigurable and Fault-Tolerant FPGA-Based Adaptive Computing Platform
مقاله‌ی دسترسی آزاد۲۰۲۰ElectronicsYubalBarrios, AlfonsoRodríguez, AntonioSánchez, ArturoPérez
Fault-Tolerant FPGA: Architectures and Design for Programmable Logic Intellectual Property Core in SoC
مقاله‌ی دسترسی آزاد۲۰۱۵IEICE Transactions on Information and SystemsMotokiAMAGASAKI, QianZHAO, MasahiroIIDA, MorihiroKUGA

Fault Tolerant Fpga Using Redundant Columns

چکیده

اسناد مشابه

Synthesis of k-th Order Fault-Tolerant Kinematically Redundant Manipulator Designs using Relative Kinematic Isotropy

Different-Level Simultaneous Minimization Scheme for Fault Tolerance of Redundant Manipulator Aided with Discrete-Time Recurrent Neural Network

A self-checking cell logic block for fault tolerant FPGAs

Low overhead fault-tolerant FPGA systems

Lossy Hyperspectral Image Compression on a Reconfigurable and Fault-Tolerant FPGA-Based Adaptive Computing Platform

Fault-Tolerant FPGA: Architectures and Design for Programmable Logic Intellectual Property Core in SoC