High performance and cost effective memory architecture for an HDTV decoder LSI

This paper proposes an efficient memory mapping and a frame memory compression for an HDTV decoder LSI using Direct RambusTM DRAM (DRDRAM). DRDRAM is employed to achieve high memory bandwidth required for HDTV decoding at the minimum memory cost. Proposed memory mapping achieves high memory bandwidth sufficient for HDTV decoding even in the worst case and no costly line buffers are required in the LSI for format conversion. Proposed frame memory compression method reduces memory cost half and achieves HDTV decoding with a single 64 Mb DRDRAM chip without loss of memory access efficiency. Simulation results show that SNR degradation is 0.1 to 2 dB in the worst frame and no visible degradation is perceived except for a resolution chart sequence.