DesignCon 2009 Broadband Methodology for Power Distribution System Analysis of Chip, Package and Board for High Speed IO Design
نویسندگان
چکیده
A broadband analysis methodology is described for the design of a power distribution system (PDS) for high-speed IO, including chip, package and board. Rather than a traditional time-domain simulation, the IO PDS is characterized through frequency domain impedances, accounting for the PDS coupling that drives simultaneous switching effects for adjacent IO cells. Chip-package-board co-simulation, what-if analysis and decap optimization are implemented to produce a low PDS impedance response throughout the system. This methodology has the advantages of greater insight for the system-level influence of each domain as well as enabling resonance effects to be avoided at critical system frequencies.
منابع مشابه
DesignCon 2005 Joint Study of Simultaneous Switching Noise and IO Return Current for CMOS FPGA Package
Simultaneously switching noise (SSN) has been studied mainly from power distribution network (PDN) perspective. Signal transmission line effects associated with IO networks are often excluded from SSN study. However, signal traces use part of PDN as reference plane for return current path. The IO noise due to return current can have direct impact to the power network integrity, especially for f...
متن کاملCHIP-PKG-PCB Co-Design Methodology
For digital devices integrating an image-processing LSI, performance improvement, cost cutting and reduction of the time to market are essential conditions for surviving in the increasingly competitive global market. At the same time, more and more image-processing LSIs are taking the form of large-scale system-on-a-chip (SoC). It is becoming harder to design them as the degree of integration i...
متن کاملDesignCon 2006 Developing a “Physical” Model for Vias
Vias in printed circuit boards (PCBs) and packages are among the components of most concern with respect to signal and power integrity in high-speed communication systems. A good amount of research has been conducted to analyze their behavior. However, when it comes to " physical " or " physics-based " understanding and modeling, vias prove to be quite elusive due to their complex environment. ...
متن کاملDesign of a Fuzzy Controller Chip with New Structure, Supporting Rational-Powered Membership Functions
In this paper, a new structure possessing the advantages of low-power consumption, less hardware and high-speed is proposed for fuzzy controller. The maximum output delay for general fuzzy logic controllers (FLC) is about 86 ns corresponding to 11.63 MFLIPS (fuzzy logic inference per second) while this amount of the delay in the designed fuzzy controller becomes 52ns that corresponds to 19.23 M...
متن کاملDesignCon 2014 Distributed Modeling and Characterization of On - Chip / System Level PDN and Jitter Impact
The constant pursuit of higher operating speeds combined with the effort to reduce power consumption creates increasingly stringent requirements for modern I/O interfaces. As the voltage margins shrink and the operating frequencies increase, the quality of the power delivery network becomes the critical factor that determines the I/O performance. A successful I/O design depends on having a robu...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2009