Simulation of arsenic in situ doping with polysilicon CVD and its application to high aspect ratio trenches
نویسندگان
چکیده
Filling high aspect ratio trenches is an essential manufacturing step for state of the art memory cells. Understanding and simulating the transport and surface processes enables to achieve voidless filling of deep trenches, to predict the resulting profiles, and thus to optimize the process parameters and the resulting memory cells. Experiments of arsenic doped polysilicon deposition show that under certain process conditions step coverages greater than unity can be achieved. We developed a new model for the simulation of arsenic doped polysilicon deposition, which takes into account surface coverage dependent sticking coefficients and surface coverage dependent arsenic incorporation and desorption rates. The additional introduction of Langmuir—Hinshelwood type time dependent surface coverage enabled the reproduction of the bottom up filling of the trenches in simulations. Additionally, the rigorous treatment of the time dependent surface coverage allows to trace the in situ doping of the deposited film. The model presented was implemented and simulations were carried out for different process parameters. Very good agreement with experimental data was achieved with theoretically deduced parameters. Simulation results are shown and discussed for polysilicon deposition into 0 1 m wide and 7 m deep, high aspect ratio trenches.
منابع مشابه
Monitoring Arsenic In-Situ Doping with Advanced Models for Poly-Silicon CVD
Experiments of As-doped poly-silicon deposition have shown that under certain process conditions step coverages > 1 can be achieved. We have developed a new model for the simulation of As-doped poly-silicon deposition, which takes into account surface coverage dependent sticking coefficients and surface coverage dependent As incorporation and desorption rates. The additional introduction of Lan...
متن کاملSubstrate temperature dependence of deposition profile of plasma CVD carbon films in trenches
To control deposition profile of carbon films in trenches, we have studied substrate temperature and aspect ratio dependence of deposition rate of carbon films, deposited by CVD plasma of toluene diluted H2, in trenches. The deposition rates increases with decreasing the aspect ratio, because the incident radical flux per surface area in a trench increases with decreasing the aspect ratio. The ...
متن کاملThe HARPSS process for fabrication of precision MEMS inertial sensors
The high aspect-ratio combined polyand single-crystal silicon micromachining technology (HARPSS) and its application to fabrication of precision MEMS inertial sensors are presented. HARPSS is a single wafer, all silicon, front-side release process which is capable of producing 10–100’s of microns thick, electrically isolated, 3-D polyand single-crystalline silicon microstructures with various s...
متن کاملInfluence of the Doping Gas on the Axial Uniformity of the Growth Rate and the Electrical Properties of LPCVD In-Situ Doped Polysilicon Layers
We report in-situ doping of polysilicon grown on glass substrates by a LPCVD process. The growth rate, the resistivity and the dopant concentration of boron in-situ doped polysilicon layers are studied as a function of the deposition pressure and the dopant gas to silane mole ratio. A dependence of the axial uniformity on pressure and B2H6/S1H4 mole ratio is put forward, and this effect appears...
متن کاملFabrication of keyhole-free ultra-deep high-aspect-ratio isolation trench and its applications
An ultra-deep (40–120 μm) keyhole-free electrical isolation trench with an aspect ratio of more than 20:1 has been fabricated. The process combines DRIE (deep reactive ion etch), LPCVD insulating materials refilling and TMAH or KOH backside etching technologies. Employing multi-step DRIE with optimized etching conditions and a sacrificial polysilicon layer, the keyholes in trenches are prevente...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEEE Trans. on CAD of Integrated Circuits and Systems
دوره 22 شماره
صفحات -
تاریخ انتشار 2003