Computing probable maximum loss in catastrophe reinsurance portfolios on multi-core and many-core architectures
نویسندگان
چکیده
Publisher rights © 2014 The Authors This is the pre-peer reviewed version of the following article: Burke, N., Rau-Chaplin, A., and Varghese, B. (2016) Computing probable maximum loss in catastrophe reinsurance portfolios on multi-core and many-core architectures. Concurrency Computat.: Pract. Exper., 28: 836–847., which has been published in final form at : 10.1002/cpe.3695. This article may be used for non-commercial purposes in accordance with Wiley Terms and Conditions for Self-Archiving.
منابع مشابه
The hardware accelerator debate: A financial risk case study using many-core computing
The risk of reinsurance portfolios covering globally occurring natural catastrophes, such as earthquakes and hurricanes, is quantified by employing simulations. These simulations are computationally intensive and require large amounts of data to be processed. The use of many-core hardware accelerators, such as the Intel Xeon Phi and the NVIDIA Graphics Processing Unit (GPU), are desirable for a...
متن کاملA MapReduce Framework for Analysing Portfolios of Catastrophic Risk with Secondary Uncertainty
The design and implementation of an extensible framework for performing exploratory analysis of complex property portfolios of catastrophe insurance treaties on the Map-Reduce model is presented in this paper. The framework implements Aggregate Risk Analysis, a Monte Carlo simulation technique, which is at the heart of the analytical pipeline of the modern quantitative insurance/reinsurance pip...
متن کاملEfficient parallelization of the genetic algorithm solution of traveling salesman problem on multi-core and many-core systems
Efficient parallelization of genetic algorithms (GAs) on state-of-the-art multi-threading or many-threading platforms is a challenge due to the difficulty of schedulation of hardware resources regarding the concurrency of threads. In this paper, for resolving the problem, a novel method is proposed, which parallelizes the GA by designing three concurrent kernels, each of which running some depe...
متن کاملA multi banked - Multi ported - Non blocking shared L2 cache for MPSoC platforms
On-chip L2 cache architectures, well established in high-performance parallel computing systems, are now becoming a performance-critical component also for multi/many-core architectures targeted at lower-power, embedded applications. The very stringent requirements on power and cost of these systems result in one of the key challenges in many-core designs, mandating the deployment of highly eff...
متن کاملUltra-Low-Energy DSP Processor Design for Many-Core Parallel Applications
Background and Objectives: Digital signal processors are widely used in energy constrained applications in which battery lifetime is a critical concern. Accordingly, designing ultra-low-energy processors is a major concern. In this work and in the first step, we propose a sub-threshold DSP processor. Methods: As our baseline architecture, we use a modified version of an existing ultra-low-power...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Concurrency and Computation: Practice and Experience
دوره 28 شماره
صفحات -
تاریخ انتشار 2016