ویراساینس.
سند علمی

Integrating Instruction Set Simulator into a System Level Design Environments design tool

Akash Agarwal

چکیده

of the Thesis Integrating Instruction Set Simulator into a System Level Design Environment by Akash Agarwal Master of Science in Electrical and Computer Engineering Northeastern University, February 2013 Dr. Gunar Schirner, Adviser Design of Embedded System, which today comprises of both Hardware and Software (HW/SW) has become complex with the advancement of technology and with the ever increasing demand for complex and low cost features. Systems developed today should arrive must arrive at market quickly and at the same time meet the constraints of power, memory and cost. As one solution, designers are moving to higher level of abstraction or System Level design which covers both Hardware (HW) and Software (SW). This is realized through a model based design methodology which utilizes virtual environment for early validation of the specification and at the same time also provides for verification of functionality of the system. It also augments the design process by providing a pre-silicon prototype of the final physical system for software development and allows for and helps in performance tuning of these complex systems. Furthermore, virtual platforms can also serve as inputs to Register Transfer Level (RTL) and software component synthesis for the system. Modern Embedded Systems are heterogeneous as they have both a programmable processor core and dedicated hardware units that is the virtual platform which simulates the system. Instruction Set Simulator (ISS) provide a simulation environment for programmable processors and are utilized in a virtual environment to validate software running on programmable processor. Today there are many stand-alone ISS which are available in the open source community, however they are not integrated with a system design tool suite making it impossible to utilize them to validate SW. Manual effort to individually add them to a system-level design tool suite requires work for each addition and is prone to error. In this thesis we focus on providing a generalized guidelines for integrating ISSś to a system-level design tool. The guidelines are developed in order to simplify the process of adding an

اسناد مشابه

  • Integrating Instruction Set Simulator into a System Level Design Environment

    سند علمی۲۰۱۳Akash Agarwal

    of the Thesis Integrating Instruction Set Simulator into a System Level Design Environment by Akash Agarwal Master of Science in Electrical and Computer Engineering Northeastern University, February 2013 Dr. Gunar Schirner, Adviser Design of Embedded System, which today comprises

  • A TLM-based Multithreaded Instruction Set Simulator for MPSoC Simulation Environment

    سند علمی۲۰۱۰Charly Bechara, Nicolas Ventroux, Daniel Etiemble

    With the increase in the design complexity of MPSoC architectures, flexible and accurate processor simulators become a necessity for exploring the vast design space solutions. In this paper, we present a flexible multithreaded ISS model based on a modular cycle-accurate modeling

  • CODEF: a system level design space exploration tool

    سند علمی۲۰۰۱ICASSPMichel Auguin, Laurent Capella, Fernand Cuesta, Emmanuel Gresset

    The increasing complexity of embedded applications combined with the advances in chip integration make the design process a very challenging task. Due to this rising complexity, the design under performance, area and consumption constraints of a system on a chip (SOC) composed of

  • Ring Oscillator Integrator Based Analog Filter: System Level Design and Modeling Using Verilog-ams

    سند علمی۲۰۱۴Junheng Zhu, Pavan Kumar Hanumolu, Pavan K. Hanumolu, Guanghua Shu

  • Instruction Set Simulator In Embedded System

    سند علمی۲۰۱۵

    In embedded system design, there is an increasing demand for a cache simulation module inside a well-known instruction set simulator QEMU. System level, Algorithmic level, Instruction set level, Register-transfer level (RTL) simulation model can also be used for the synthesis of

  • The Design and Implementation of an Extendible Instruction Set Simulator

    سند علمی۲۰۰۰Patryk Zadarnowski, Gernot Heiser

    This thesis describes the design of a system-level instruction set simulator, a software tool that emulates enough software-visible aspects of a computer system to allow direct execution of an unmodified operating system in a controlled, transparent environment. Instruction set (