Discrete Circuit Optimization: Library Based Gate Sizing and Threshold Voltage Assignment

نویسندگان

  • John Lee
  • Puneet Gupta
چکیده

Discrete gate sizing and threshold assignment are commonly used tools for optimizing digital circuits, and ideal methods for incremental optimization. The gate widths and threshold voltages, along with the gate lengths, can be adjusted to optimize power and delay. This monograph surveys this field, providing the background needed to perform research in the field. Concepts such as standard cell libraries, static timing analysis, and analytical delay and power models are explained, along with examples and data to help understand the tradeoffs involved. Comparative results are also provided to show the current state of the field.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Power Minimization by Simultaneous Dual-Kh Assignment and Gate-sizing

Gate-sizing is an effective technique to optimize CMOS circuits for dynamic power dissipation and performance while dual-V,h (threshold voltage) CMOS is ideal for leakage power reduction in low voltage circuits. This paper focuses on simultaneous dual-V,h assignment and gate-sizing t o minimize the total power dissipation while maintaining high performance. An accurate power dissipation model t...

متن کامل

Power Minimization by Simultaneous Dual - Vth Assignment and Gate -

|Gate-sizing is an eeective technique to optimize CMOS circuits for dynamic power dissipation and performance while dual-V th (threshold voltage) CMOS is ideal for leakage power reduction in low voltage circuits. This paper focuses on simultaneous dual-V th assignment and gate-sizing to minimize the total power dissipation while maintaining high performance. An accurate power dissipation model ...

متن کامل

Simultaneous Delay, Yield, and Total Power Optimization in Deep-submicron Cmos Technology Using Gate-sizing, Threshold Voltage Assignment, Nodal Control, and Technology Mapping

The aggressive scaling of CMOS technology below 90nm brings forth many great new physical challenges that must be addressed in the forefront of the design cycle. In addition to meeting the usual timing and dynamic/switching power budgets, designers must also now carefully consider issues such as leakage current/power, crosstalk noise, electromigration, IR drop, and even manufacturing process va...

متن کامل

Simultaneous Voltage Scaling and Gate Sizing for Low-Power Design

This paper presents a new approach using simultaneous voltage-scaling and gate-sizing for low power without violating the timing constraints. We provide the problem formulation in this application, and propose algorithms for single voltagescaling, single gate-sizing, and their simultaneous manipulation. We target a globally optimal solution by showing how the power optimization is related to th...

متن کامل

Gate sizing for constrained delay/power/area optimization

Gate sizing has a significant impact on the delay, power dissipation, and area of the final circuit. It consists of choosing for each node of a mapped circuit a gate implementation in the library so that a cost function is optimized under some constraints. For instance, one wants to minimize the power consumption and/or the area of a circuit under some user-defined delay constraints, or to obta...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • Foundations and Trends in Electronic Design Automation

دوره 6  شماره 

صفحات  -

تاریخ انتشار 2012