Generic scheduling methods for a linear QR array SoC processor
نویسندگان
چکیده
A scheduling method for implementing a generic linear QR array processor architecture is presented. This improves on previous work. It also considerably simplifies the derivation of schedules for a folded linear system, where detailed account has to be taken of processor cell latency. The architecture and scheduling derived provide the basis of a generator for the rapid design of System-on-a-Chip (SoC) cores for QR decomposition.
منابع مشابه
Task Scheduling under Performance Constraints for Reducing the Energy Consumption of GALS Multi-Processor SoC
The present paper focuses on applications that are periodic and have both latency and throughput constraints. For these applications, pipeline scheduling is effective for reducing energy consumption. Thus, the present paper proposes a pipelined task scheduling method for minimizing the energy consumption of GALS MP-SoC under latency and throughput constraints. First, we model target GALS MP-SoC...
متن کاملCPU Architecture Based on Static Hardware Scheduler Engine and Multiple Pipeline Registers
The development of CPUs and of real-time systems based on them made it possible to use time at increasingly low resolutions. Together with the scheduling methods and algorithms, time organizing has been improved so as to respond positively to the need for optimization and to the way in which the CPU is used. This presentation contains both a detailed theoretical description and the results obta...
متن کاملFault Tolerant Givens Rotations Method and its Utilization for Matrix QR-Decomposition
A fault-tolerant algorithms based on Givens rotations and modified weighted checksum methods are proposed for matrix QR-decomposition. The purpose is to detect and correct the calculation errors occurred due to transient hardware faults during computation. The proposed algorithms enables to correct a single error among elements of each column or row of an input matrix A(M,N) (M=N for QR-algorit...
متن کاملNovel mapping of a linear QR architecture
This paper presents a novel architecture mapping technique which was essential in the design of a QR array which forms the core processor of a single chip adaptive beamforming system. The mapping technique assigns a QR triangular array of 2m+3m+1 cells down onto a linear architecture of m+1 processors. The mapping results in a linear systolic architecture with one hundred percent hardware utili...
متن کاملFast and Adaptive Data-flow and Data-transfer Scheduling for Large Design Space Exploration
The integration opportunities offered by technological and methodological advancements permit to create heterogeneous systems that provide high levels of parallelism on a single chip, such as FPGAs hosting a processor core and co-processors. However, in order to optimize the exploitation of this parallelism, it is necessary to improve the architectural exploration step, which is underdeveloped ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001