ویراساینس.
سند علمی

Optimization in Ultra Deep Submicron VLSI Design . ( May 2006 )

Rabi N. Mahapatra, Jiang Hu, Duncan M. Walker, Jianer Chen, Valerie E. Taylor

چکیده

Layout Optimization in Ultra Deep Submicron VLSI Design. (May 2006) Di Wu, B.E., Beijing University of Posts and Telecommunications; M.S., East Carolina University Co–Chairs of Advisory Committee: Dr. Rabi N. Mahapatra Dr. Jiang Hu As fabrication technology keeps advancing, many deep submicron (DSM) effects have become increasingly evident and can no longer be ignored in Very Large Scale Integration (VLSI) design. In this dissertation, we study several deep submicron problems (eg. coupling capacitance, antenna effect and delay variation) and propose optimization techniques to mitigate these DSM effects in the place-and-route stage of VLSI physical design. The place-and-route stage of physical design can be further divided into several steps: (1) Placement, (2) Global routing, (3) Layer assignment, (4) Track assignment, and (5) Detailed routing. Among them, layer/track assignment assigns major trunks of wire segments to specific layers/tracks in order to guide the underlying detailed router. In this dissertation, we have proposed techniques to handle coupling capacitance at the layer/track assignment stage, antenna effect at the layer assignment, and delay variation at the ECO (Engineering Change Order) placement stage, respectively. More specifically, at layer assignment, we have proposed an improved probabilistic model to quickly estimate the amount of coupling capacitance for timing optimization. Antenna effects are also handled at layer assignment through a linear-time tree partitioning algorithm. At the track assignment stage, timing is further optimized using a graph based technique. In addition, we have proposed a novel gate splitting methodology to reduce delay variation in the ECO placement considering spatial correlations. Experimental results on benchmark circuits showed the effectiveness of our approaches.

اسناد مشابه

  • Leakage Reduction ONOFIC Approach for Deep Submicron VLSI Circuits Design

    سند علمی۲۰۱۴Manisha Pattanaik

    Minimizations of power dissipation, chip area with higher circuit performance are the necessary and key parameters in deep submicron regime. The leakage current increases sharply in deep submicron regime and directly affected the power dissipation of the logic circuits. In deep s

  • Is IDDQ testing not applicable for deep submicron VLSI in year 2011?

    سند علمی۲۰۰۰Asian Test SymposiumChih-Wen Lu, Chauchin Su, Chung-Len Lee, Jwu E. Chen

    In this work, IDDQ current for the deep submicron VLSI in year 2011 is estimated with a statistical approach according to the International Technology Roadmap for Semiconductors 1999 Edition considering process variations and different input vectors. The estimated results show th

  • Energy-efficiency bounds for deep submicron VLSI systems in the presence of noise

    سند علمی۲۰۰۳IEEE Trans. VLSI Syst.Lei Wang, Naresh R. Shanbhag

    In this paper, we present an algorithm for computing the bounds on energy-efficiency of digital very large scale integration (VLSI) systems in the presence of deep submicron noise. The proposed algorithm is based on a soft-decision channel model of noisy VLSI systems and employs

  • Deep Submicron VLSI Floorplanning Algorithm

    سند علمی۱۹۹۹Patrick Hung, Michael J. Flynn

    In deep submicron VLSI designs, cross capacitance between adjacent wires becomes the dominant factor in determining chip performance and power consumption. Consequently, traditional floorplanning algorithms, which typically optimize for die area and ignore wire congestion, become

  • Viability of Low Temperature Deep and Ultra Deep Submicron Scaled Bulk nMOSFETs on Ultra Low Power Applications

    سند علمی۲۰۱۱Subhra Dhar, Manisha Pattanaik, P. Rajaram, S. Dhar

    Chip cooling is an attractive option for leakage control and power as well as thermal management of high performance ICs. Subthreshold leakage being the main leakage contributor in nanoscale CMOS, it rapidly increases with scaling due to continuous reduction in the supply voltage

  • A Novel Dynamic Power Cutoff Technology (dpct) for Active Leakage Reduction in Deep Submicron Vlsi Cmos Circuits

    سند علمی۲۰۰۷BAOZHEN YU, Michael L. Bushnell, Baozhen Yu

    OF THE DISSERTATION A Novel Dynamic Power Cutoff Technology (DPCT) for Active Leakage Reduction in Deep Submicron VLSI CMOS Circuits by Baozhen Yu Dissertation Director: Prof. Michael L. Bushnell Due to the exponential increase of subthreshold and gate leakage currents with techn