Mapping IDCT of MPEG2 on Coarse-Grained Reconfigurable Array for Matching 1080p Video Decoding
نویسندگان
چکیده
منابع مشابه
Mapping of nomadic multimedia applications on the ADRES reconfigurable array processor
This paper introduces the mapping of MPEG video decoders on ADRES, IMEC’s new coarse-grain reconfigurable and fully C-programmable array processor that targets nomadic devices. ADRES is a flexible template that allows the instantiation of many different processor versions. An XML-based architecture description language allows a designer to easily generate different processor instances with full...
متن کاملSingle - Port SRAM - Based Transpose Memory With Diagonal Data Mapping for Large Size 2 - D DCT / IDCT
This brief describes a new method to implement the singleport SRAM-based transpose memory for large size discrete cosine transform (DCT)/indiscrete cosine transform (IDCT) which are used in the latest video coding standard, such as high efficiency video coding. Instead of shift-register array or multiport SRAM, only single-port SRAM is used in the proposed design. A new diagonal data mapping sc...
متن کاملP2IP: A novel low-latency Programmable Pipeline Image Processor
This paper presents a novel systolic Coarse-Grained Reconfigurable Architecture for real-time image and video processing called PIP. The PIP is a scalable architecture that combines the low-latency characteristic of systolic array architectures with a runtime reconfigurable datapath. Reconfigurability of the PIP enables it to perform a wide range of image pre-processing tasks directly on a pixe...
متن کاملArchitectural Exploration of the ADRES Coarse-Grained Reconfigurable Array
Reconfigurable computational architectures are envisioned to deliver power efficient, high performance, flexible platforms for embedded systems design. The coarse-grained reconfigurable architecture ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) and its compiler offer a tool flow to design sparsely interconnected 2D array processors with an arbitrary number of functional u...
متن کاملArchitecture Enhancements for the ADRES Coarse-Grained Reconfigurable Array
Reconfigurable architectures provide power efficiency, flexibility and high performance for next generation embedded multimedia devices. ADRES, the IMEC Coarse-Grained Reconfigurable Array architecture and its compiler DRESC enable the design of reconfigurable 2D array processors with arbitrary functional units, register file organizations and interconnection topologies. This creates an enormou...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2013