CMOS Image Sensor using Delta-Sigma Modulation
نویسندگان
چکیده
A CMOS image sensor ADC using delta-sigma modulation is presented and discussed. Experimental results from a test chip are presented. The experimental results show that the proposed ADC has several benefits over the use of pipeline ADCs including noise reduction, fast design times, ease with which to maximize ADC output based on a varying input range, and simple symmetric analog routing for large arrays. A clock frequency of 100 MHz, and a 20 mus row sense time results in resolutions of 10-bits. A 2000 column imager using the proposed topology can output data continuously every 10 ns after an initial one row latency.
منابع مشابه
A CMOS Area Image Sensor With Pixel Level A/D Conversion
A CMOS 64× 64 pixel area image sensor chip using Sigma-Delta modulation at each pixel for A/D conversion is described. The image data output is digital. The chip was fabricated using a 1.2μm two layer metal single layer poly n-well CMOS process. Each pixel block consists of a phototransistor and 22 MOS transistors. Test results demonstrate a dynamic range potentially greater than 93dB, a signal...
متن کاملDigital Pixel Sensor Array with Logarithmic Delta-Sigma Architecture
Like the human eye, logarithmic image sensors achieve wide dynamic range easily at video rates, but, unlike the human eye, they suffer from low peak signal-to-noise-and-distortion ratios (PSNDRs). To improve the PSNDR, we propose integrating a delta-sigma analog-to-digital converter (ADC) in each pixel. An image sensor employing this architecture is designed, built and tested in 0.18 micron com...
متن کاملStudy of First-Order Thermal Sigma-Delta Architecture for Convective Accelerometers
This paper presents the study of an original closed-loop conditioning approach for fully-integrated convective inertial sensors. The method is applied to an accelerometer manufactured on a standard CMOS technology using an auto-aligned bulk etching step. Using the thermal behavior of the sensor as a summing function, a first order sigma-delta modulator is built. This “electrophysical” modulator...
متن کاملA 4K2K 60-fps Image Sensor Based on Stagger-laced Dual-exposure Technique
This study describes a 12-bit, 4K2K 60-fps CMOS image sensor capable of reducing the pixel readout rate without degrading resolution of the output images. The data reduction is done by a novel “stagger-laced” scan, which reduces the data rate by half by alternate readout of two sets of horizontal pixel pairs arranged in two complementary checkerboard patterns. For the 12-bit, 60-fps readout of ...
متن کاملDesign of Second-order Sigma-delta Modulator Using Cmos Technology
DESIGN OF SECOND-ORDER SIGMA-DELTA MODULATOR USING CMOS TECHNOLOGY
متن کامل