Vision Chips with Pixel-parallel Cellular Processor Arrays
نویسنده
چکیده
Vision chips are microelectronic devices which combine image sensing and processing on a single silicon die. In a way somewhat resembling the vertebrate retina these VLSI chips perform preliminary image processing directly on the sensory plane and are capable of very high processing speed at very low power consumption. This makes them particularly suitable for applications such as autonomous robots and other embedded machine vision systems. This paper discusses the principles of using massively parallel fine-grain SIMD processor arrays for low-level image processing and reviews the design and implementation of vision chips developed at the University of Manchester, including the SCAMP-3 chip, which contains 16,384 processors. Application examples and experimental results are presented.
منابع مشابه
General-purpose 128 128 SIMD processor array with integrated image sensor
Introduction: In some computer vision applications, especially where high computational performance is required together with low power consumption, it is beneficial to use ‘vision chips’—devices that combine image sensing and processing on a single silicon die. Application-specific vision chips can efficiently perform some uncomplicated low-level image processing tasks, such as filtering, edge...
متن کاملAPRON: A Cellular Processor Array Simulation and Hardware Design Tool
We present a software environment for the efficient simulation of cellular processor arrays (CPAs). This software (APRON) is used to explore algorithms that are designed for massively parallel fine-grained processor arrays, topographic multilayer neural networks, vision chips with SIMD processor arrays, and related architectures. The software uses a highly optimised core combined with a flexibl...
متن کاملVLSI Drawing Processor Utilizing Multiple Parallel Scan-Line Processors
In a typical graphics system, a single drawing processor is used to perform pixel level drawing operations, one pixel at a time. A VLSI based drawing proces sor and image memory controller is presented which takes advantage of scan-line partitioning of many graphics operations. A four processor implementation is described which operates on four scan-lines in parallel to achieve near real-time ...
متن کاملA Spatiotemporal Parallel Image Processing on FPGA for Augmented Vision System
this paper we describe a spatiotemporal parallel algorithm to optimize the power consumption of image processing on FPGA's. We show how the implementation of our method can significantly reduce power consumption at higher processing speeds compared to traditional spatial (pipeline) parallel processing techniques. We demonstrated a real-time image processing system on a FPGA device and calculate...
متن کاملThe Development of Systolic Processor Arrays for Pattern Recognition, Image, and Signal Processing at the Universities of Heidelberg and Mannheim - a Status Report
This paper describes three systolic array processors. Two of them have been designed for high-speed pattern recognition and the third for general purpose image and signal processing applications. The two pattern recognition systems operate on pixel images and execute the recognition process within 5 μs to 20 μs. The patterns which are recognized are simple geometrical figures, namely ill-define...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2008