Chip Layout Structural Design Flow with C++ Class Interfaces
ثبت نشده
چکیده
From iccad call for paper, the abstract should contain: 1state out clearly and precisely what is new 2point out to signi cant results for 1: what we do is use the ICSP/C++ interfaces to specify structural information and guide the functionnal decomposition on the structure. for 2: it enables layout predictibility early in the design stage and eases functional decomposition for 2 also: it points out that new tools are needed to do this In this paper, we present a system engineering methodology built upon the de nition and implementation of object relationship. We show how class interfaces can be used for structural layout representation throughout all design abstraction levels. With our design process, the engineer uses an extended UML (Uni ed Modeling Language) notation, Scenic and ICS class interfaces and our design CAD programs suite. This paper describe the use of ICSP C++ class interfaces to specify structural information and to guide our tool throughout the functionnal decomposition on the spe cied structure. In this paper, we describe our methodology and the implementation of a prototype.
منابع مشابه
Integrative Cell Formation and Layout Design in Cellular Manufacturing Systems
This paper proposes a new integrative view of manufacturing cell formation and both inter-cell and intra-cell layout problems. Cells formation and their popular bi-directional linear layout are determined simultaneously through a Dynamic Programming algorithm (with the objective of minimizing the inter-cell flow cost under a cell size constraint). This Dynamic Programming algorithm is implement...
متن کاملMicrofluidic Chip Floor-planning
During last decade, microfluidic chips proved to be a powerful instrument in microbiology and biological chemistry. [1] Still, microfluidics has lots of unrealized potential partially due to a lack of adequate design tools. In this project, we’ll deal with one of the chip layout generation tools, the floor-planner. Schematically, a chip layout is shown in figure 1. In the plot, rectangles repre...
متن کاملConcepts and Implementation of the Philips Network-on-Chip
SoC communication infrastructures, such as the Æthereal network on chip (NoC), will play a central role in integrating IPs with diverse communication requirements. To achieve a compositional and predictable system design, it is essential to reduce uncertainties in the interconnect, such as throughput and latency. In our NoC, these uncertainties are eliminated by providing guaranteed throughput ...
متن کاملCAD Flows for Chip - Package
A unified method is presented for layout and package design implemented within a commercial design environment that will reduce design time and enable chip-package codesign.
متن کاملAn integrated CAD system for algorithm-specific IC design
Lager is an integrated CAD system for algorithmspecific IC design. It consists of a behavioral mapper and a silicon assembler. To generate a chip from a behavioral description, the user specifies both the behavioral description and a parameterized structural description. The behavioral mapper maps the behavior onto the parameterized structure to produce microcode and parameter values. The silic...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2000