Enabling Adaptive Loop Pipelining in High-Level Synthesis
نویسندگان
چکیده
Loop pipelining is an important optimization in high-level synthesis (HLS) because it allows successive loop iterations to be overlapped during execution. While current HLS pipelining approach achieves high performance for loops with regular and statically analyzable program patterns, it remains challenging to pipeline loops with irregular memory accesses, irregular dependence patterns, and unbalanced workload. The lack of support for dynamic program behaviors results in conservatively synthesized pipelines that sacrifice performance for maintaining presumed regularity. In this paper, we survey some of our recent work that addresses these challenges using a coordinated dynamic-static approach for enabling high-throughput pipelining of irregular loops. We propose to augment the HLS pipeline with dynamic scheduling to adapt to data-dependent behaviors, while employing static compile-time optimizations to minimize the hardware overhead associated with runtime optimization. Experimental results demonstrate that our proposed techniques can significantly improve effective pipeline throughput while conserving hardware resources.
منابع مشابه
High - Level Synthesis of Dsp Systems
This paper presents UNRET (Unrolling and Retiming), a new approach for software pipelining with resource constraints which is suitable for high-level synthesis of DSP systems. UNRET works with the data-ow graph which describes the loop body. Two graph transformations are considered: loop unrolling and retiming. The target architecture is composed of a limited number of diierent (possibly pipeli...
متن کاملUsing ACL2 to Verify Loop Pipelining in Behavioral Synthesis
Behavioral synthesis involves compiling an Electronic System-Level (ESL) design into its RegisterTransfer Level (RTL) implementation. Loop pipelining is one of the most critical and complex transformations employed in behavioral synthesis. Certifying the loop pipelining algorithm is challenging because there is a huge semantic gap between the input sequential design and the output pipelined imp...
متن کاملExploiting Outer Loops Vectorization in High Level Synthesis
Synthesis of DoAll loops is a key aspect of High Level Synthesis since they allow to easily exploit the potential parallelism provided by programmable devices. This type of parallelism can be implemented in several ways: by duplicating the implementation of body loop, by exploiting loop pipelining or by applying vectorization. In this paper a methodology for the synthesis of complex DoAll loops...
متن کاملA Model for Hardware Realization of Kernel Loops
Hardware realization of kernel loops holds the promise of accelerating the overall application performance and is therefore an important part of the synthesis process. In this paper, we consider two important loop optimization techniques, namely loop unrolling and software pipelining that can impact the performance and cost of the synthesized hardware. We propose a novel model that accounts for...
متن کاملPipelined QR decomposition based multi-channel least square lattice adaptive filter architectures
QR decomposition based multi-channel least square lattice (QRDMLSL) algorithm possesses good numerical property and regularity which are attractive for VLSI implementation. But due to the presence of local recursive loop in its implementation, the algorithm’s speed is limited to the computation time of each computation cell. In this paper, a novel approach for pipelining QRDMLSL adaptive filter...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2017