Reducing dTLB Energy Through Dynamic Resizing

نویسندگان

  • Victor M. DeLaLuz
  • Mahmut T. Kandemir
  • Anand Sivasubramaniam
  • Mary Jane Irwin
  • Narayanan Vijaykrishnan
چکیده

Translation Look-aside Buffer (TLB), which is small Content Addressable Memory (CAM) structure used to translate virtual addresses to physical addresses, can consume significant energy in some architectures. In addition, its power density is high, due to its small area. Consequently, reducing power consumption of TLB is important for both high-end and low-end systems. While a large TLB might be preferable from the performance angle, it can also lead to excessive dynamic energy consumption. This paper focuses on data TLB (dTLB), and proposes an architectural solution to this problem which is based on dynamically resizing the dTLB considering application execution behavior. Our objective is to give the application the minimum dTLB size (at any point) without significantly degrading its performance. We present two different implementations of this idea, and give experimental data demonstrating that it is very effective in practice.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Exploiting Choice in Resizable Cache Design to Optimize Deep-Submicron Processor Energy-Delay

Cache memories account for a significant fraction of a chip’s overall energy dissipation. Recent research advocates using “resizable” caches to exploit cache requirement variability in applications to reduce cache size and eliminate energy dissipation in the cache’s unused sections with minimal impact on performance. Current proposals for resizable caches fundamentally vary in two design aspect...

متن کامل

Shrink image by feature matrix decomposition

With the development of multimedia technology, image resizing has been raised as a question when the aspect ratio of an examined image should be displayed on a device with a different aspect ratio. Traditional nonuniform scaling for tackling this problemwill lead to distortion. Therefore, content-aware consideration is mostly incorporated in the designing procedure. Such methods generally defin...

متن کامل

Multi-Level Cache Resizing

Hardware designers are constantly looking for ways to squeeze waste out of architectures to achieve better power efficiency. Cache resizing is a technique that can remove wasteful power consumption in caches. The idea is to determine the minimum cache a program needs to run at near-peak performance, and then reconfigure the cache to implement this efficient capacity. While there has been signif...

متن کامل

A Unified DVFS-Cache Resizing Framework

Cache resizing and DVFS are two well-known techniques, employed to reduce leakage and dynamic power consumption respectively. Although extensively studied, these techniques have not been explored in combination. In this work we argue that optimal frequency and cache size are highly affected by each other, therefore should be studied together. We present a framework that drives DVFS and Cache Re...

متن کامل

Dynamic Leakage-Energy Management of Secondary Caches

Static leakage currents are the prime contributor to energy consumption for large on-chip secondary/tertiary caches. This energy cost can be reduced by dynamically disabling unneeded portions of the cache. To provide overall energy savings, however, the leakage-energy reduction must exceed the extra energy incurred due to additional off-chip accesses and increased runtime. We derive a practical...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003