ویراساینس.
سند علمی

Low Power Testing of VLSI Circuits: Problems and Solutions

Patrick Girard

چکیده

Power and energy consumption of digital systems may increase significantly during testing. This extra power consumption due to test application may give rise to severe hazards to the circuit reliability. Moreover, it may be responsible for cost, performance verification as well as technology related problems and can dramatically shorten the battery life when on-line testing is considered. In this paper, we present a survey of the low power testing techniques that can be used to test VLSI systems. In the first part, the paper explains the problems induced by the increased power consumed during functional testing of a circuit, in either external testing or built-in self-test (BIST). Next, we survey state-of-the-art techniques that exist to reduce this power/energy consumption during test mode and allow non-destructive testing of the device under test.

اسناد مشابه

  • Low-Power CMOS VLSI Circuit Design

    سند علمی۲۰۰۰Kaushik Roy, Sharat Prasad

    Where you can find the low power cmos vlsi circuit design easily? Is it in the book store? On-line book store? are you sure? Keep in mind that you will find the book in this site. This book is very referred for you because it gives not only the experience but also lesson. The les

  • A Novel Leakage Reduction Technique for Ultra-low Power in VLSI Circuit

    سند علمی۲۰۱۶Sudeep Sharma, Rita Jain, Ali Peiravi, Mohammad Asyaei

    The modern portable devices demands ultra-low power consumption due to the limited battery size. Major concerns of VLSI designers were high performance with minimal size earlier. The fast growth in portable computing and wireless communication has led to the power dissipation alo

  • Design of low-power CMOS VLSI circuits using multi-objective optimization in genetic algorithms

    مقاله‌ی دسترسی آزاد۲۰۲۱World Journal Of Advanced Research and Reviews['Mahnoor Maghroori', 'Mehdi Dolatshahi', '']

    This paper presents a design CAD tool for automated of digital CMOS VLSI circuits. In order to fit the circuit performance into desired specifications, multi-objective optimization approach based on genetic algorithms (GA) is proposed and transistor sizes are calculated analytica

  • Title : Synthesis of Low Power CMOS VLSI Circuits Using DualSupply Voltages

    سند علمی۱۹۹۹Vijay Sundararajan, Keshab K. Parhi

    Supply Voltages. Vijay Sundararajan, Keshab K. Parhi Contact Author: Vijay Sundararajan Designated Speaker: Vijay Sundararajan A liation(Both Authors): Department of Electrical Engineering University of Minnesota, Minneapolis Address: 200 Union Street SE EE/CSCI Building Rm# 4-17

  • Low-Power High-Speed Circuit Design for VLSI Memory Systems

    سند علمی۲۰۰۳Kouichi Kanda, Takayasu Sakurai, Koichiro Hoh, Yoichi Okabe

    In modern computer systems, various memory components are used, such as on-chip register files, on-chip/off-chip cache memories, and off-chip main memories. High-speed memory system design has been and will have been one of the most important issues. In microprocessors, for examp

  • Vlsi Design of Low Transition Low Power Test Pattern Generator Using Fault Coverage Circuits

    سند علمی۲۰۱۵B. Praveen Kumar, M. Ravindra Kumar

    Now a day’s highly integrated multi layer board with IC’s is virtually impossible to be accessed physically for testing. The major problem detected during testing a circuit includes test generation and gate to I/O pin problems. In design of any circuit, consuming low power and le