CRAY - 1 Computer Technology
نویسنده
چکیده
Hardware and packaging technology which provide the high performance of the CRAY-1 computer are reviewed. A brief overview of the computer is given, followed by a description of the computer circuits, packaging, power distribution, and cooling system.
منابع مشابه
FFTs in External or Hierarchical
Conventional algorithms for computing large one-dimensional fast Fourier transforms (FFTs), even those algorithms recently developed for vector and parallel computers, are largely unsuitable for systems with external or hierarchical memory. The principal reason for this is the fact that most FFT algorithms require at least m complete passes through the data set to compute a 2 m-point FFT. This ...
متن کاملThe Cray T3E Network: Adaptive Routing in a High Performance 3D Torus
This paper describes the interconnection network used in the Cray T3E multiprocessor. The network is a bidirectional 3D torus with fully adaptive routing, optimized virtual channel assignments, integrated barrier synchronization support and considerable fault tolerance. The routers are built with LSI’s 500K ASIC technology with custom transmitters/ receivers driving low-voltage differential sig...
متن کاملY-MP Floating Point and Cholesky Factorization
Introduction The Cray 2 and Cray Y-MP are in many respects very similar computer systems, particularly when compared with other computer systems currently available. This similarity extends to the area of floating point arithmetic hardware implementation. The hardware implementations differ only very slightly, but this difference is sufficient to cause certain algorithms to exhibit significant ...
متن کاملS-HARP: A Parallel Dynamic Spectral Partitioner
Computational science problems with adaptive meshes involve dynamic load balancing when implemented on parallel machines. This dynamic load balancing requires fast partitioning of computational meshes at run time. We present in this report a fast parallel dynamic partitioner, called S-HARP. The underlying principles of S-HARP are the fast feature of inertial partitioning and the quality feature...
متن کاملImplementation of the LISP-Arbitrary Precision Arithmetic for a Vector Processor
Portable Standard LISP (PSL, Version 3.4) and REDUCE 3 were implemented for Cray 1 and Cray X-MP computers at the Konrad Zuse-Zentrum Berlin in 1986. As an special aspect of the implementation of PSL, an interface to the vector hardware of Cray processors was defined. With that interface and mostly driven by the needs of REDUCE applications (e.g. extensive calculations of Gröbner bases), the ar...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2000