Low Voltage Analog to Digital Converter Design in 90nm CMOS
نویسندگان
چکیده
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission. Louis, Mubaraq and Dave, and everyone else, for dispensing both useful design insigths and enjoyable lunch breaks. The time spent with Peter Haldi, Luca DeNardis and Davide Guermandi during the last year was great. Thanks to Davide and to Luca DeNardis the after-lunch coffee break has become an habit at the center. Davide will be definetely be longed for , being simulateneously one of the best circuit designers I ever met and the most reliable Cadence support that ever appeared at the center. The (l')Abete,Andrea, Fabrizio and Alvise has not only provided a roster of teammates for several unsuccessfull soccer teams, but also a refuge where I could feel less of a stranger. My family and my friends in Italy have never been any farther than when I was still living in their same city. My mother Silvia, my brother Francesco, as well as and all the others, kept me up to date with events across the ocean on an almost daily basis, and made me feel a less drastic departure. And by no means last in importance, my girlfriend Marta. I met her while I was completing the design described in chapter 4. At that time,many testified that the due to underestimated workload, I was as close as I have ever been to becoming a homeless person. She prevented me from rolling down the final steps and moving to People's Park, and became a part of my life I can't do without. I hope I will never have to loose this addiction to her that I developed.
منابع مشابه
Low Power Flash ADC
In this paper, a new design for a low power CMOS flash Analog-to-Digital Converter (ADC) is proposed. A 6-bit flash ADC, with a maximum acquisition speed of 1GHz, is implemented in a 1.2 V analog supply voltage. HSpice simulation results for the proposed flash ADC verifying the analytical results are also given. It shows that the proposed 6-bit flash ADC consumes less power i n a commercial 90n...
متن کاملTime - Mode Analog Circuit Design for Nanometric Technologies ( December 2011 )
Time-Mode Analog Circuit Design for Nanometric Technologies (December 2011) Mohamed Mostafa Elsayed Chair of Advisory Committee: Edgar Sanchez-Sinencio Rapid scaling in technology has introduced new challenges in the realm of traditional analog design. Scaling of supply voltage directly impacts the available voltage-dynamic-range. On the other hand, nanometric technologies with fT in the hundre...
متن کاملDesign of a 10-bit TSMC 0.25um CMOS Digital to Analog Converter
The goal of this project is to implement a 10-bit segmented current steering TSMC 0.25μm CMOS digital to analog converter. Binary coded 10-bit data was input to the converter. The converter will convert all combinations of ten bits from digital form into correspondent “staircase” voltage levels. A low pass filter placed after the output terminal of the converter is necessary to make the voltage...
متن کاملDesign of a CMOS Comparator using 0.18μm Technology
In Analog to digital convertor design converter, high speed comparator influences the overall performance of Flash/Pipeline Analog to Digital Converter (ADC) directly. This paper presents the schematic design of a CMOS comparator with high speed, low noise and low power dissipation. A schematic design of this comparator is given with 0.18μm TSMC Technology and simulated in cadence environment. ...
متن کاملA New Approach to Design Low Power Cmos Flash A/d Converter
In the present paper, a 4-bit flash analog to digital converter for low power SoC application is presented. CMOS inverter has been used as a comparator and by adjusting the ratio of channel width and length, the switching threshold of the CMOS inverter is varied to detect the input analog signal. The simulation results show that this proposed 4-bit flash ADC consumes about 12.4 mW at 200M sampl...
متن کاملDesign Challenges of Analog-to-Digital Converters in Nanoscale CMOS
This paper discusses issues in the design of analog-todigital converters (ADCs) in nanoscale CMOS and introduces some experimental designs incorporating techniques to solve these issues. Technology scaling increases the maximum conversion rate, but it decreases the gain and the SNR. To maintain a high SNR level despite the lowvoltage operation, the power consumption needs to be increased. Becau...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007