A Low Latency Asynchronous FIFO Combining a Wave Pipeline with a Handshake Scheme

نویسندگان

  • Jeong-Gun Lee
  • Suk-Jin Kim
  • Jeong-A Lee
  • Kiseon Kim
چکیده

This paper presents a new asynchronous FIFO design to reduce forward latency in a linear structure. The operation mode for each cell can be reconfigured dynamically as either of the two schemes, wave pipelining or handshaking, according to the data flow in the FIFO. The adoption of wave pipelining to the conventional self-timed FIFO can reduce the overhead of the handshaking as well as latching control in each stage. Initial pre-layout simulations indicate about two times of improvement on latency performance over a state-of-art asynchronous FIFO, while retaining its throughput. key words: asynchronous FIFO, wave pipeline, linear structure, forward latency, throughput

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Low Latency Asynchronous First-in-first-out (fifo) in Dual-supply Systems

Low latency asynchronous first-in-first-out (FIFO) in dual-supply systems is presented in this paper. A new asynchronous FIFO cell is proposed and can be used to communicate data items among modules not only at different clock frequencies for globallyasynchronous locally-synchronous (GALS) systems but also in dual-supply systems. The properties of the asynchronous FIFO architecture with periphe...

متن کامل

Asynchronous Wave Pipelines for High Throughput Datapaths

A novel VLSI pipeline architecture for high-speed clockless computation is proposed. It features gate-level pipelining to maximize throughput and uses dynamic latches to keep the latency low. The most salient property is the asynchronous operation using a modi ed handshake protocol. Data words are accompanied by associated control signals resembling a local clock and propagate in coherent waves...

متن کامل

Pausible clocking-based heterogeneous systems

This paper describes a novel communication scheme, which is guaranteed to be free of synchronization failures, amongst multiple synchronous and asynchronous modules operating independently. In this scheme, communication between every pair of modules is done through an asynchronous FIFO channel; communication between a module and the FIFO is done using a request/acknowledge handshaking. Synchron...

متن کامل

High-Throughput Asynchronous Pipelines for Fine-Grain Dynamic Datapaths

This paper introduces several new asynchronous pipeline designs which offer high throughput as well as low latency. The designs target dynamic datapaths, both dualrail as well as single-rail. The new pipelines are latchfree and therefore are particularly well-suited for fine-grain pipelining, i.e., where each pipeline stage is only a single gate deep. The pipelines employ new control structures...

متن کامل

An Optimized Fine Grain Domino Asynchronous Pipeline Design for Low Power

A novel design method of asynchronous domino logic pipeline, which focuses on improving the circuit efficiency and making asynchronous domino logic pipeline design more practical for a wide range of applications. The data paths are composed of a mixture of dual-rail and single-rail domino gates. Dual-rail domino gates are limited to construct a stable critical data path. Based on this critical ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • IEICE Transactions

دوره 88-A  شماره 

صفحات  -

تاریخ انتشار 2005