A 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit for Backplane Interface
نویسندگان
چکیده
The speed of serial interface through a backplane channel suffers severe ISI (Inter Symbol Interference) caused by the limited bandwidth of the channel. In order to overcome the bandwidth limit, a pulse shaping circuit or an adaptive equalizer is used. This paper presents the comparison between two approaches. Prototype chip is designed for 10Gbps serial data communication through a 34-inch transmission line with a 0.18CMOS process. The simulation and layout results show that the adaptive equalization has superior performance in power consumption, silicon area and the jitter performance. Key-Words: Adaptive equalizer, backplane, ISI, pulse shaping, serial interface
منابع مشابه
A 0.18 µm CMOS 3.125-Gb/s Digitally Controlled Adaptive Line Equalizer with Feed-Forward Swing Control for Backplane Serial Link
A new compact line equalizer is proposed for backplane serial link applications. The equalizer has two control blocks. The feed-forward swing control block determines the optimal low frequency level and the feedback control block detects signal shapes and decides the high-frequency boosting level of the equalizer. Successful equalization is demonstrated over a 1.5m long PCB trace at 3.125-Gb/s ...
متن کاملUltra-High-Speed CMOS Interface Technology
Enhancing the performance of the broadband Internet and the performance of computer and storage systems requires high-bandwidth networks to interconnect these systems. Fujitsu has already marketed high-speed network interface products such as the 10 G Ethernet and has recently developed a CMOS interface that accommodates high-speed data transfer at 6.4 Gb/s per signal line to increase network b...
متن کاملDesignCon 2007 Digitally Assisted Adaptive
This paper describes a production-worthy adaptive equalizer used for integrating a transceiver on an FPGA. Since FPGAs are required to support a wide customer base, it is desirable to have a design flexible enough to adapt to different types of backplanes, drivers and data rates. This is extremely challenging since the data rate of the transceiver varies from 622 Mbps to 6.5 Gbps. The goal of t...
متن کاملAutomated Design of a 3GHz, 24Gbps Digital Equalizer
Automated design of a 4-channel, 3GHz per-channel digital equalizer using commercial ASIC design tools and a hierarchical placement Matlab code is described. Each channel is a 16-tap, 10bits per tap linear FIR equalizer. The design is in 90nm CMOS, runs with a 1.5GHz clock, and is intended for multi-tone highspeed backplane serial link applications. Design methodology and some restrictions of c...
متن کاملDesign of a 6.25 Gbps Backplane SerDes with TOP-down Design Methodology
SerDes design exceeding 6.25 Gbps for existing backplanes has to overcome significant signal integrity challenges on channel attenuation, cross talk, and multiple reflections. Adaptive decision feedback equalization becomes a requirement to overcome these challenges. The non-ideality from silicon implementation is not negligible for bit error rate degradation. This paper presents a 6.25 Gbps ba...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007