The Design of an Asynchronous MIPS R3000 Microprocessor
نویسندگان
چکیده
The design of an asynchronous clone of a MIPS R3000 microprocessor is presented. In 0:6 m CMOS, we expect performance close to 280 MIPS, for a power consumption of 7 W. The paper describes the structure of a high-performance asynchronous pipeline, in particular precise exceptions, pipelined caches, arithmetic, and registers, and the circuit techniques developed to achieve high throughput.
منابع مشابه
The Design of an AsynchronousMIPS R 3000
The design of an asynchronous clone of a MIPS R3000 microprocessor is presented. In 0:6m CMOS, we expect performance close to 280 MIPS, for a power consumption of 7 W. The paper describes the structure of a high-performance asynchronous pipeline, in particular precise exceptions, pipelined caches, arithmetic, and registers, and the circuit techniques developed to achieve high throughput.
متن کاملTowards an Asynchronous MIPS Processor
MIPS refers to a series of industry-standard, high-performance, low-power, 32and 64-bit RISC microprocessor architectures and cores for embedded systems produced by MIPS Technologies, Inc. A highly scalable architecture and a flexible licensing strategy render MIPS a very diverse design which wins across a broad spectrum of embedded markets. Examples include Sony PlayStation, Cisco Routers HP S...
متن کاملA hardware/software co-simulation environment for micro-processor design with HDL simulator and OS interface
We proposed a hardware/software cosimulation environment using an RTL simulator with a software language interface. The proposed simulation environment introduces the \OS interface (OSIF)," which invokes system calls in the OS on the simulation platform to execute application software. The OSIF consists of data adaption facility and function correspondence management allowing it to cooperate wi...
متن کاملThe Design of an Asynchronous TinyRISCTM TR4101 Microprocessor Core
This paper presents the design of an asynchronous version of the TR4101 embedded microprocessor core developed by LSI Logic Inc. The asynchronous processor, called ARISC, was designed using the same CAD tools and the same standard cell library that was used to implement the TR4101. The paper reports on the design methodology, the architecture, the implementation, and the performance of the ARIS...
متن کاملTITAC-2: An asynchronous 32-bit microprocessor based on Scalable-Delay-Insensitive model
Asynchronous design has a potential of solving many difficulties, such as clock skew and power consumption, which synchronous counterpart suffers with current and future VLSI technologies. This paper proposes a new delay model, the scalable-delay-insensitive (SDI) model, for dependable and high-performance asynchronous VLSI system design. Then, based on the SDI model, the paper presents the des...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1997