A Fast Multiple Sampling Method for Low-Noise CMOS Image Sensors With Column-Parallel 12-bit SAR ADCs

نویسندگان

  • Min-Kyu Kim
  • Seong-Kwan Hong
  • Oh-Kyong Kwon
چکیده

This paper presents a fast multiple sampling method for low-noise CMOS image sensor (CIS) applications with column-parallel successive approximation register analog-to-digital converters (SAR ADCs). The 12-bit SAR ADC using the proposed multiple sampling method decreases the A/D conversion time by repeatedly converting a pixel output to 4-bit after the first 12-bit A/D conversion, reducing noise of the CIS by one over the square root of the number of samplings. The area of the 12-bit SAR ADC is reduced by using a 10-bit capacitor digital-to-analog converter (DAC) with four scaled reference voltages. In addition, a simple up/down counter-based digital processing logic is proposed to perform complex calculations for multiple sampling and digital correlated double sampling. To verify the proposed multiple sampling method, a 256 × 128 pixel array CIS with 12-bit SAR ADCs was fabricated using 0.18 μm CMOS process. The measurement results shows that the proposed multiple sampling method reduces each A/D conversion time from 1.2 μs to 0.45 μs and random noise from 848.3 μV to 270.4 μV, achieving a dynamic range of 68.1 dB and an SNR of 39.2 dB.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Column-Parallel Single Slope ADC with Digital Correlated Multiple Sampling for Low Noise CMOS Image Sensors

This paper presents a low noise CMOS image sensor (CIS) using 10/12 bit configurable column-parallel single slope ADCs (SS-ADCs) and digital correlated multiple sampling (CMS). The sensor used is a conventional 4T active pixel with pinned-photodiode as detector. The test sensor has been fabricated in 0.18 μm CMOS image sensor process from TSMC. The ADC nonlinearity measurement result shows tota...

متن کامل

Power-efficient Delta Readout Scheme utilizing Multi-Column-Parallel SAR ADCs

This paper introduces a power-efficient readout scheme for CMOS image sensors utilizing SAR ADCs. Inspired by the strong correlation between neighboring pixels, each SAR ADC assigned to readout multiple columns of pixels reads each pixel by first copying several MSBs from the previous pixel and, desirably, converts only LSBs to save conversion cycles and power consumption. The readout concept w...

متن کامل

Sensor With Multiple Sub - radix - 2 SAR ADC Calibration and Residual Column Pattern Noise Correction

Conclusion We developed PFM-ADCs with a novel event-driven CDS technique. Measurement results demonstrated inpixel noise reduction effects of below 1% and a wide dynamic range of 120 dB with an excellent linearity. The ADCs are promising for the pixel-parallel 3-D integrated image sensor with ultimate performances. References [1] R. Funatsu et al., “133Mpixel 60fps CMOS Image Sensor with 32-Col...

متن کامل

Column-Parallel Correlated Multiple Sampling Circuits for CMOS Image Sensors and Their Noise Reduction Effects

For low-noise complementary metal-oxide-semiconductor (CMOS) image sensors, the reduction of pixel source follower noises is becoming very important. Column-parallel high-gain readout circuits are useful for low-noise CMOS image sensors. This paper presents column-parallel high-gain signal readout circuits, correlated multiple sampling (CMS) circuits and their noise reduction effects. In the CM...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • Sensors

دوره 16 1  شماره 

صفحات  -

تاریخ انتشار 2015