Generating New Benchmark Designs for Evaluation of Cad Tools and New Computer Architectures Generating New Benchmark Designs for Evaluation of Cad Tools and New Computer Architectures

نویسنده

  • Dirk Stroobandt
چکیده

The development of better CAD-tools for the layout, placement and routing of digital designs requires a huge amount of benchmark circuits to evaluate the new tools extensively. Benchmarks are also needed for the design of new computer hardware. Observing the lack of enough real benchmark designs for use in evaluation tools, one could consider to actually generate such benchmarks. In that case, it is very important that those generated benchmarks have the same characteristics as real designs. This paper describes and evaluates a new benchmark generation procedure that produces benchmarks with characteristics, similar to those of real benchmark designs. It will be shown that this new technique outperforms an existing method, presented by Darnauer and Dai DD96].

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Generating new benchmark designs using a multi-terminal net model

For the development and evaluation of CAD-tools for the layout, placement, and routing of digital designs and for the evaluation of new computer hardware, a huge amount of benchmark circuits is required. Observing the lack of enough real benchmark designs for use in evaluation tools, one could consider to actually generate such benchmarks. In that case, it is very important that those synthetic...

متن کامل

Benchmarking Method and Designs Targeting Logic Synthesis for FPGAs

A new set of benchmark designs is presented together with a reference experiment flow based on state of the art industrial and academic tools. Interfacing the tools became possible by extending the academic design specification format (BLIF) with the capability to represent blocks with unknown logic specification. This extension is required for handling large HDL designs containing memories and...

متن کامل

On synthetic benchmark generation methods

In the process of designing complex chips and systems, the use of benchmark designs is often necessary. However, the existing benchmark suites are not sufficient for the evaluation of new architectures and EDA tools; synthetic benchmark circuits are a viable alternative. In this paper, a systematic approach for the generation and evaluation of synthetic benchmark circuits is presented. A number...

متن کامل

Design and Test of New Robust QCA Sequential Circuits

   One of the several promising new technologies for computing at nano-scale is quantum-dot cellular automata (QCA). In this paper, new designs for different QCA sequential circuits are presented. Using an efficient QCA D flip-flop (DFF) architecture, a 5-bit counter, a novel single edge generator (SEG) and a divide-by-2 counter are implemented. Also, some types of oscillators, a new edge-t...

متن کامل

International Workshop on Field Programmable Logic and Applications 1 of 10 VPR : A New Packing , Placement and Routing Tool for FPGA Research 1

We describe the capabilities of and algorithms used in a new FPGA CAD tool, Versatile Place and Route (VPR). In terms of minimizing routing area, VPR outperforms all published FPGA place and route tools to which we can compare. Although the algorithms used are based on previously known approaches, we present several enhancements that improve run-time and quality. We present placement and routin...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1998