Comments on "Fault Testing and Diagnosis in Combinational Digital Circuits"
نویسنده
چکیده
To be of general value, a digital fault diagnosis method must be able to handle intermittent and multiple faults.
منابع مشابه
Dynamic Fault Diagnosis of Combinational and Sequential Circuits on Reconfigurable Hardware
This article describes an emulation-based method for locating stuck-at faults in combinational and synchronous sequential circuits. The method is based on automatically designing a circuit which implements a closest-match fault location algorithm specialized for the circuit under diagnosis (CUD). This method allows designers to perform dynamic fault location of stuck-at faults in large circuits...
متن کاملA hierarchical test generation methodology for digital circuits
A new hierarchical modeling and test generation technique for digital circuits is presented. First, a highlevel circuit model and a bus fault model are introduced--these generalize the classical gate-level circuit model and the single-stuck-line (SSL) fault model. Faults are represented by vectors allowing many faults to be implicitly tested in parallel. This is illustrated in detail for the sp...
متن کاملAn Introduction to Logic Circuit Testing
An Introduction to Logic Circuit Testing provides a detailed coverage of techniques for test generation and testable design of digital electronic circuits/systems. The material covered in the book should be sufficient for a course, or part of a course, in digital circuit testing for senior-level undergraduate and first-year graduate students in Electrical Engineering and Computer Science. The b...
متن کاملExact Functional Fault Collapsing in Combinational Logic Circuits
Fault equivalence is an essential concept in digital VLSI design with significance in many different areas such as diagnosis, diagnostic ATPG, testability analysis and synthesis. In this paper, an efficient procedure to compute exact fault equivalence classes of combinational circuits is described. The procedure consists of two steps. The first step performs structural fault collapsing and uses...
متن کاملDevelopment of an LFSR based test pattern generator for functional logic testing
This paper presents the development of an LFSR based test pattern generator (TPG) to test the functional logic of combinational and sequential circuits. Primitive polynomial based LFSRs and deterministic testing algorithms are applied simultaneously on the circuit under test (CUT) to detect the fault with minimum test length. Fault simulation was performed on ISCAS’85 and ISCAS’89 benchmark cir...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEEE Trans. Computers
دوره 17 شماره
صفحات -
تاریخ انتشار 1968