A High-Performance Network Architecture for a PA-RISC Workstation
نویسندگان
چکیده
With current low-cost high-performance workstations, application-to-application throughput is limited more by host memory bandwidth than by the cost of protocol processing. Conventional network architectures are inefficient in their use of this memory bandwidth, because data is copied several times between the application and the network. As network speeds increase further, network architectures must be developed that reduce the demands on host memory bandwidth. In this paper, we discuss the design of a single-copy network architecture, where data is copied directly between the application buffer and the network interface. Protocol processing is performed by the host, and transport layer buffering is provided on the network interface. We describe a prototype implementation for the HP Apollo Series 700 workstation family that consists of an FDDI network interface and a modified 4.3BSD TCP/IP protocol stack, and we report some early results that demonstrate twice the throughput of a conventional network architecture and significantly lower latency.
منابع مشابه
64-bit and Multimedia Extensions in the PA-RISC 2.0 Architecture
This paper describes the architectural extensions to the PA-RISC 1.1 architecture to enable 64-bit processing of integers and pointers. It also describes MAX, the Multi-media Acceleration eXtensions which speed up the processing of multimedia and other applications with parallelism at the intra instruction, or subword, level. Other additions to the PA-RISC 2.0 architecture include performance e...
متن کاملPA-RISC 2.0 Architecture
Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with furnishing, performance, or use of this material. Hewlett-Packard assumes no responsibility for the use or reliability of its software on equipment that is not furnished by Hewlett-Packard. This document contains proprietary information which is protected by copyright. A...
متن کاملA Host Interface Architecture and Implementation for ATM Networks
The advent of high speed networks has increased demands on processor architectures. These architectural demands are due to the increase in network bandwidth relative to the speeds of processor components. One important component for a high-performance system is the workstation-to-network "host interface". The solution presented in this thesis migrates a carefully selected set of protocol proces...
متن کاملPA-8000 Combines Complexity and Speed: 11/14/94
Long a proponent of simple, fast processors, HP has succumbed to the siren call of complexity, creating the most feature-filled RISC design yet revealed. Steve Manglesdorf, presenting at last month’s Microprocessor Forum, said that the forthcoming PA-8000 will achieve high clock rates despite the burden of this feature set, a powerful combination that he claims will create the industry’s fastes...
متن کاملHardware/Software Organization of a High-Performance ATM Host Interface
Concurrent increases in network bandwidths and processor speeds have created a performance bottleneck at the workstation-to-network host interface . This is especially true for BISDN networks where the fixed length ATM cell is mismatched with application requirements for data transfer; a successful hardware/software architecture will resolve such differences and offer high end-to-end performanc...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEEE Journal on Selected Areas in Communications
دوره 11 شماره
صفحات -
تاریخ انتشار 1993