Final Report Self - Timed Digital System Design

نویسنده

  • Alvernon Walker
چکیده

A timing and control strategy that can be used to realize synchronous systems with a level of performance that approaches that of asynchronous circuits or systems was developed in this work. This approach is based upon a single-phase synchronous circuitlsystem architecture with a variable period clock. The handshaking signals required for asynchronous self-timed circuits are not needed. Dynamic power supply current monitoring is used to generate the timing information, that is comparable to the completion signal found in self-timed circuits; this timing information is used to modify the circuit clock period.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Quadrature Amplitude Modulated Digital Radio Transmission Modeling and Simulation

Computer aided design and computer aided modeling tools are becoming increasingly important in the design and performance evaluation of communication systems. In this work, we report on the computer simulation modeling study of terrestrial digital microwave radio transmission, using Block Oriented System Simulator package (BOSS). The work concentrates on semi-analytical error rate evaluation in...

متن کامل

Energy-efficient self-timed circuit design using supply voltage scaling - Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G- Circuits, Devices and

Abstract: Energy-efficient design for self-timed circuits is investigated. Null convention logic is employed to construct speed-independent self-timed circuits. For error-free computation, the supply voltage automatically tracks the input data rate so that the supply voltage can be kept as small as possible while maintaining the speed requirement. For error-tolerable computation, such as soft d...

متن کامل

Speedup of Self-Timed Digital Systems Using Early Completion

An Early Completion technique is developed to significantly increase the throughput of NULL Convention self-timed digital systems without impacting latency or compromising their self-timed nature. Early Completion performs the completion detection for registration stagei at the input of the register, instead of at the output of the register, as in standard NULL Convention Logic. This method req...

متن کامل

A Full Digital Self-timed Clock Generation Scheme

A full digital self-timed clock generation scheme is developed, where multiple internal clocks are self-generated for each external request. The internal clock period is designed to be the critical path delay of the internal system at all operating environments. This scheme can be applied to time-multiplexed implementations, self-timed operation , and low-power applications.

متن کامل

Designing Self-Timed Devices Using the Finite Automaton Model

&YNCHRONOUS SYSTEMS offer many advantages in terms of performance and power. Designing them, however, is essentially an art (see the Designers as artists box), and the quality of the final circuit implementation depends greatly on the designer’s skill. Our research, therefore, defines a procedure that reliably accomplishes the routine work associated with designing one class of asynchronous sys...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004