DAB Channel Decoder Implementation Using FPGA and Its Testing Platform Buildup
نویسندگان
چکیده
In this paper, by using MATLAB/Simullink software, Xilinx System Generator, Xilinx Alliance tools, Xilinx XSE & ISE and Modelsim XE software, a real-time transceiver platform is built up to analyze and verify the effectiveness and usability of the implemented FPGA-based DAB (Digital Audio Broadcasting) channel decoder. This hardware-level testing platform is completely conforming to DAB specifications defined in the European Telecommunication Standard (ETS 300 401) including energy-dispersal, de-interleaving, and punctured Viterbi decoding techniques. Further, we also design and implement a DAB channel decoder by using FPGA. The performance of the DAB channel decoder based on FPGA hardware has been analyzed and verified on the developed hardware-level testing
منابع مشابه
A Stochastic Decoder for a (256,121) Block Turbo Code
A stochastic iterative decoder implementation is presented for a (16, 11) Block Turbo code. The implementation uses eight-bit precision to represent channel information and a posteriori information. Decisions are made after a fixed interval of 1024 stochastic clocks, resulting in a throughput up to 23Mbps on a Xilinx Virtex II Pro FPGA platform. A novel low-complexity “supernode” is introduced,...
متن کاملEnergy-Efficient Turbo Decoder for 3G Wireless Terminals
Since its introduction in 1993, the turbo coding error-correction technique has generated a tremendous interest due to its near Shannon-limit performance. Two key innovations of turbo codes are parallel concatenated encoding and iterative decoding. In its IMT-2000 initiative, the International Telecommunication Union (ITU) adopted turbo coding as a channel coding standard for Third-Generation (...
متن کاملHardware Implementation of Wireless Bit Rate Adaptation
This thesis presents a hardware implementation of the SoftRate bit-rate adaptation protocol. SoftRate is a new bit-rate adaptation protocol, which uses per-bit confidence hints generated by the convolutional decoder to estimate the channel bit-error rate. Implementing SoftRate requires changes to both the physical and media access control layers. which precludes using existing commodity 802.11 ...
متن کاملA New Low-Costing QC-LDPC Decoder for FPGA
Based on the Generalized Distributive Law and the features of FPGAs, this paper proposes a new strategy for implementation of Low-Costing QC-LDPC Decoder on FPGA platform. We get this new strategy from the Generalized Distributive Law, which is proposed to describe the belief propagation on graphs. And using this new strategy a low-costing (2560, 1024) LDPC decoder is implemented on a Xilinx Vi...
متن کاملFPGA Implementation of Convolution Encoder and Viterbi Decoder
The data transmission in any wireless communication system is affected by attenuation, interference, noise and distortion which affect the receiver’s ability to receive the correct information. The Convolution encoder and viterbi decoder are good forward error detection and correcting codes for a channel, which is affected by noise. The convolution encoder is used for correction of errors at th...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2005