The Comparative Study of FPGA based FIR Filter Design Using Optimized Convolution Method and Overlap Save Method
نویسندگان
چکیده
This paper describes a comparative study of designing digital filter of long duration sequences. Here we have adopted the approach of block filtering scheme “overlap save method” and compare with the optimized linear convolution scheme for designing digital filter. We have implemented both methods in FPGA Spartan 3A starter kit, XC3S700A device. Implementing both algorithms in FPGA hardware platform reveals that there is a 67% area reduction and 70.6% increase in operating frequency in overlap save method compare to optimize convolution method. In addition the power utilization summary reveals that there is a 24.24% increased in the power utilization of overlap save method. Thus the experimental results shows that to design an area optimized , high speed digital filter we should used overlap save method where as for a power efficient digital filter we should used optimized linear convolution method.
منابع مشابه
Fpga Implementation of a Vedic Convolution Algorithm
In digital signal processing convolution is a fundamental computation that is ubiquitous in many application areas. In order to compute convolution of long sequence, Overlap-Add method (OLA) and Overlap-Save method (OLS) methods are employed. In this paper, block convolution process is proposed using a multiplier architecture based on vertical and crosswise algorithm of Ancient Indian Vedic Mat...
متن کاملTurning Overlap-Save into a Multiband Mixing, Downsampling Filter Bank
1053-5888/06/$20.00©2006IEEE I n this article, we show how to extend the popular overlap-save (OS) fast convolution filtering technique to create a flexible and computationally efficient bank of filters, with frequency translation and decimation implemented in the frequency domain. In addition, we supply some tips for choosing appropriate fast Fourier transform (FFT) size. Fast convolution is a...
متن کاملFIR Filter Design Using The Signed-Digit Number System and Carry Save Adders – A Comparison
This work looks at optimizing finite impulse response (FIR) filters from an arithmetic perspective. Since the main two arithmetic operations in the convolution equations are addition and multiplication, they are the targets of the optimization. Therefore, considering carry-propagate-free addition techniques should enhance the addition operation of the filter. The signed-digit number system is u...
متن کاملDesign and Implementation of 31- Order Fir Low-pass Filter Using Modified Distributed Arithmetic Based on Fpga
This paper provide the principles of Modified Distributed Arithmetic, and introduce it into the FIR filters design, and then presents a 31-order FIR low-pass filter using Modified Distributed Arithmetic, which save considerable MAC blocks to decrease the circuit scale, meanwhile, divided LUT method is used to decrease the required memory units and pipeline structure is also used to increase the...
متن کاملEfficient Hardware Implementation of Digital Filters using Distributed Arithmetic (DA)
The FPGA (Field Programmable Gate Array) constitute of many programmable modules like Configuration Logic Blocks (CLBs), Block Random Access Memories (BRAM), DSP 48 blocks and Input/output (I/O) modules. The CLBs are the main programmable logic units which consist of different number of logic slices and each slice contains different number of LUTs and flips flops depending upon the FPGA device ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2014