Simbench: A Logic Simulation Benchmark Set
نویسندگان
چکیده
منابع مشابه
On Efficient Logic-Level Simulation of Digital Circuits Represented by the SSBDD Model
Logic-level simulation is still one of the most often used operations on digital designs during both design and test stages. This makes it a critical issue affecting the overall cost of a project. In this paper we investigate and show the origins of common advantages of four recently proposed efficient simulation methods of different classes: logic simulation, multi-valued simulation, timing si...
متن کاملFaster Fault Simulation Through Distributed Computing
In this paper, we describe distributed algorithms for combinational fault simulation assuming the classical stuck-at fault model. Our algorithms have been implemented on a network of Sun workstations under the Parallel Virtual Machine (PVM) environment. Two techniques are used for subdividing work among processors test set partition and fault set partition. The sequential algorithm for fault si...
متن کاملGenetic algorithm design of neural network and fuzzy logic controllers
This paper discusses the design of neural network and fuzzy logic controllers using genetic algorithms, for real-time control of flows in sewerage networks. The soft controllers operate in a critical control range, with a simple set-point strategy governing "easy" cases. The genetic algorithm designs controllers and set-points by repeated application of a simulator. A comparison between neural ...
متن کاملBenchmarking DAML+OIL Repositories
We present a benchmark that facilitates the evaluation of DAML+OIL repositories in a standard and systematic way. This benchmark is intended to evaluate the performance of DAML+OIL repositories with respect to extensional queries over a large data set that commits to a single realistic ontology. It consists of the ontology, customizable synthetic data, a set of test queries, and several perform...
متن کاملDiagnostic Test Generation and Fault Simulation Algorithms for Transition Faults∗
To distinguish between a pair of transition faults, we need to find a test vector pair that produces different output responses for the two faults. By adding a few logic gates and one modeling flip-flop to the circuit under test (CUT), we create a diagnostic ATPG model usable by a conventional stuck-at fault test generator. Given a transition fault pair, this ATPG model either finds a distingui...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002