A Design Methodology for Reliable MRF-Based Logic Gates

author

  • S. M. Razavi Faculty of Electrical and Computer Engineering, University of Birjand, Birjand, Iran.
Abstract:

Probabilistic-based methods have been used for designing noise tolerant circuits recently. In these methods, however, there is not any reliability mechanism that is essential for nanometer digital VLSI circuits. In this paper, we propose a novel method for designing reliable probabilistic-based logic gates. The advantage of the proposed method in comparison with previous probabilistic-based methods is its ultra-high reliability. The proposed method benefits from Markov random field (MRF) as a probabilistic framework and triple modular redundancy (TMR) as a reliability mechanism. A NAND gate is used to show the design methodology. The simulation results verify the noise immunity of the proposed MRF-based gate in the presence of noise. In addition, the values from reliability estimation program show the reliability of 0.99999999 and 0.99941316 for transistor failure rates of 0.0001 and 0.001, respectively, which are much better as compared with previous reported MRF-based designs.

Upgrade to premium to download articles

Sign up to access the full text

Already have an account?login

similar resources

A Minimal-Cost Inherent-Feedback Approach for Low-Power MRF-Based Logic Gates

The Markov random field (MRF) theory has been accepted as a highly effective framework for designing noise-tolerant nanometer digital VLSI circuits. In MRF-based design, proper feedback lines are used to control noise and keep the circuits in their valid states. However, this methodology has encountered two major problems that have limited the application of highly noise immune MRF-based circui...

full text

A Methodology For Optimized Design Of Secure Differential Logic Gates For DPA Resistant Circuits

In the modern world secure data transfer and privacy is becoming a major problem. Smart cards and other embedded devices use an encryption technology for secure data transfer. If a person want to obtain the secret data that is encrypted within these cards he can obtain it by measuring the power supply current of such device while it is performing an encryption and carefully analyzing it mathema...

full text

High Reliable FPGA Based System Design Methodology

This paper describes a methodology of the automatic design process for the concurrent error detection (CED) circuits based on FPGAs. Our solution assumes the possibility of dynamical reconfiguration of the faulty part. The most important criterion is the speed of the fault detection and the safety of the whole circuit with respect to the surrounding environment. Our methodology enables cooperat...

full text

Design Strategies for Source Coupled Logic Gates

In this paper, a strategy for the design of source-coupled logic (SCL) gates both with and without an output buffer is proposed. Closed-form design equations to size bias currents and transistor aspect ratios to meet assigned specifications are derived from a simple SCL gate analytical delay model, shown to be sufficiently accurate by extensive simulations. The design criteria proposed are simp...

full text

Deoxyribozyme-based logic gates.

We report herein a set of deoxyribozyme-based logic gates capable of generating any Boolean function. We construct basic NOT and AND gates, followed by the more complex XOR gate. These gates were constructed through a modular design that combines molecular beacon stem-loops with hammerhead-type deoxyribozymes. Importantly, as the gates have oligonucleotides as both inputs and output, they open ...

full text

Evaluation Methodology for Single Electron Encoded Threshold Logic Gates

Single Electron Tunneling (SET) is an emerging technology, with a switching behavior which is completely different from MOS technology. The ability to control the transport of individual electrons within SET circuits creates the conditions for Single Electron Encoded Logic (SEEL). Although it is expected that, when compared with other approaches, SEEL circuits have both reduced delay and reduce...

full text

My Resources

Save resource for easier access later

Save to my library Already added to my library

{@ msg_add @}


Journal title

volume 15  issue 3

pages  310- 320

publication date 2019-09

By following a journal you will be notified via email when a new issue of this journal is published.

Keywords

Hosted on Doprax cloud platform doprax.com

copyright © 2015-2023